PCI Express 3.0 needs reliable timing design
Amitava Banerjee & Jeetendra Ashok (Cypress)
EDN (October 14, 2018)
PCI Express (PCIe) is an important standard for chip-to-chip communications and serves as a standard for connecting motherboards to peripheral cards. It can be challenging, however, to implement the reference clock so that it meets the various requirements of the PCIe standard. Designers need to consider frequency, jitter, output standard, and other characteristics. With an understanding of the different PCIe architectures, their individual reference clock requirements, and how clock devices can help meet the various PCIe reference clock requirements, developers can design reliable systems.
PCIe architecture
To understand how the reference clock architecture is used in PCIe, look at the typical clock architecture in an example application like multifunction printers (MFP). The ASIC or SoC modules of MFPs have a built-in PCIe stack to simplify system design.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
New Articles
- CAVP - NIST ACVTS - Are you still with me?
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - Optimizing latency key factor
- Basics of SRAM PUF and how to deploy it for IoT security
- Colibri, the codec for perfect quality and fast distribution of professional AV over IP
- Increasing bandwidth to 128 GB/s with a tailored PCIe 6.0 IP Controller
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Using SystemVerilog Assertions in RTL Code
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs