English
PCI Express 3.0 needs reliable timing design
Amitava Banerjee & Jeetendra Ashok (Cypress)
EDN (October 14, 2018)
PCI Express (PCIe) is an important standard for chip-to-chip communications and serves as a standard for connecting motherboards to peripheral cards. It can be challenging, however, to implement the reference clock so that it meets the various requirements of the PCIe standard. Designers need to consider frequency, jitter, output standard, and other characteristics. With an understanding of the different PCIe architectures, their individual reference clock requirements, and how clock devices can help meet the various PCIe reference clock requirements, developers can design reliable systems.
PCIe architecture
To understand how the reference clock architecture is used in PCIe, look at the typical clock architecture in an example application like multifunction printers (MFP). The ASIC or SoC modules of MFPs have a built-in PCIe stack to simplify system design.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
New Articles
- Creating Domain Specific Processors Using Custom RISC-V ISA Instructions
- Reducing Debug time for Scan pattern using Parallel Strobe Data (PSD) Flow
- PUF based Root of Trust PUFrt for High-Security AI Application
- RISC-V's CPU Verification Challenge
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
Most Popular
- Creating Domain Specific Processors Using Custom RISC-V ISA Instructions
- A Guide on Logical Equivalence Checking - Flow, Challenges, and Benefits
- Dynamic Memory Allocation and Fragmentation in C and C++
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified