Scalable, On-Die Voltage Regulation for High Current Applications
Right-Sizing Your Cryptographic Processing Solution
By Synopsys
The cornerstone of all security solutions that deal with confidentiality, integrity and authentication is cryptography. Cryptography is a complex math problem used to help create security applications. Algorithms vary for different applications and are used for specific purposes. The common cryptographic algorithms are symmetric block ciphers for confidentiality, hash functions for integrity, and public key cryptography for authentication. Performance requirements for these operations range widely depending on the specific application and market. Implementation and runtime costs for meeting these requirements vary even widely.
In this white paper we investigate different cryptography implementation options and trade-offs, describe the measurable parameters, and analyze examples. We introduce and use the new EEMBC SecureMark™ benchmark for these measurements. This benchmark was developed under the umbrella of EEMBC by an industry consortium chaired by Synopsys. It provides an accurate, reliable tool to compare the efficiency of cryptography implementations for several security profiles quickly and equitably.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- Start your crypto engine--cryptographic acceleration in SoCs
- Tutorial: Enhance Your Signal Processing Toolbox with Complex Notation
- ARChitect Processor Configurator: The Power of Configurable Processing At Your Fingertips
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
- Casting a wide safety net through post processing Checking
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study
- I2C Interface Timing Specifications and Constraints