RT-140 Compact Root of Trust for IoT, IIoT and cloud-connected devices, sensors, gateways
It's Time to Look at FD-SOI (Again)
By Eric Hong, Mixel and Nik Jedrzejewski, NXP
EETimes (January 21, 2021)
The emergence of FD-SOI, (fully depleted silicon-on-insulator) and its subsequent maturity over the years, has made it one of the seminal process advancements for low power semiconductor design. Although not as prevalent as the mainstream bulk CMOS process, FD-SOI has provided an important set of benefits to semiconductor product designers. These advances intersect with market demands for devices with more intelligence and better connectivity.
Envisioning and developing these new products require the support of an entire ecosystem. It is important to appreciate the investment necessary to build an ecosystem to support a process like FD-SOI. Although the choice of foundry, process technology, or silicon IP is not a concern of the consumer using such devices, it is of critical concern to those of us who need to build these products.
What differentiates FD-SOI as an important process technology? There are a set of intrinsic benefits in comparison with bulk silicon, including improved power, performance, and area metrics. There are also specific operational optimizations that improve both the power and performance of FD-SOI devices.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Mixel, Inc. Hot IP
Related Articles
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Maybe It's Time to Go Custom
- Electronic Circuit Design for RF Energy Harvesting using 28nm FD-SOI Technology
- Hybrid Emulation: It's about time!
- Enough of the sideshows - it's time for some real advancement in functional verification!
New Articles
- Rising respins and need for re-evaluation of chip design strategies
- Simplifying analog and mixed-signal design integration
- AI-driven SRAM demand needs integrated repair and security
- Understanding the contenders for the Flash memory crown
- Select the Right Microcontroller IP for Your High-Integrity SoCs
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- UVM RAL Model: Usage and Application