English
Ultra-Low Power 6 - 13 Bit 0.5 -10 kS/s 10μW Analog Front End
Multi-Layer Deep Data Performance Monitoring and Optimization
By proteanTecs, Siemens Digital Industries Software
Combining functional and parametric monitoring of the real-world behavior of complex SoCs provides a powerful new approach that facilitates performance optimization during development and in the field, improves security and safety, and enables predictive maintenance to prevent field failures. proteanTecs’ Universal Chip Telemetry (UCT) and Siemens’ Tessent Embedded Analytics are complementary technologies that enable just such an approach, informed by Deep Data.
Examples based on ADAS and autonomous driving systems demonstrate how the two systems interact to shine a light on even the most complex problems in electronics design, production and deployment.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Optimizing performance, power, and area in SoC designs using MIPS multi-threaded processors
- Performance Measurements of Synchronization Mechanisms on 16PE NOC Based Multi-Core with Dedicated Synchronization and Data NOC
- A Multi-Objective Optimization Model for Energy and Performance Aware Synthesis of NoC Architecture
- Power Optimization using Multi BIT flops and MIMCAPs in 16nm technology and below
- Optimizing LPDDR4 Performance and Power with Multi-Channel Architectures