Process Detector (For DVFS and monitoring process variation), TSMC N7
Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
By Enrique Martinez, EnSilica
All About Circuits (November 12, 2024)
This article explores the history of the 600 nm process, the reasons behind its phase-out, and what the industry has to look forward to as smaller, more efficient chips become the new standard.
The semiconductor industry is continuously evolving, and while evolution is a good thing, it also means that some well-established technologies are inevitably approaching the end of their end of life. As those in the industry will know, many foundries have issued last-time buy notifications for their 600 nm ASICs as they pivot toward more efficient, smaller geometry nodes.
This will force companies in the automotive, aerospace, defense, telecommunications, and consumer electronics sectors to rethink their semiconductor designs. However, as we’ll discuss, that isn’t necessarily bad news.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
EnSilica Ltd. Hot IP
Related Articles
New Articles
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
Most Popular
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology