Early Interactive Short Isolation for Faster SoC Verification
By Ritu Walia, Siemens (December 4, 2024)
In modern semiconductor design, shrinking technology nodes and increasing circuit complexity make layout versus schematic (LVS) verification more challenging. One of the most common and critical errors designers find during LVS runs is shorted nets. Identifying and isolating these shorts early in the process is essential to meeting deadlines and ensuring a high-quality design. However, finding shorts in early design cycles can be a time-consuming and resource-intensive task because the design is “dirty” with numerous shorted nets.
To tackle this challenge, designers need a robust LVS solution to address shorts early in the design flow. This article explores common short isolation challenges and presents a novel solution that integrates LVS runs with a powerful debug environment for faster and more efficient verification.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- Are you optimizing the benefits of cloud computing for faster reliability verification?
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Design-Stage Analysis, Verification, and Optimization for Every Designer
- Hardware-Assisted Verification: Ideal Foundation for RISC-V Adoption
- Out of the Verification Crisis: Improving RTL Quality
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers