USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
Rotten to the Core — Part 2: Soft and Vanilla or Hard and Cryptic?
Introduction
In Part 1 of my article about IP core development, I explored the basic ideas and processes involved in selecting an IP core vendor. We looked into how to reduce risk, how to write the Lore (the requirements specification) that spells out all the major technical details required to design the core, and how to pick a reliable developer. Part 2 now takes a look under the hood, by which I mean that now we want to explore how a core is developed. This includes aspects of responsibility, the various types of core deliverables, verification environments, and steps to take to verify what you get, and how to stay on track once a project is under way.
Read more....Related Articles
- Which USB is Right for Your Application? (Part 2)
- What's the Difference Between CXL 1.1 and CXL 2.0?
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - PART 2 : Increasing play time
- Specifying a PLL Part 2: Jitter Basics
- Part 2: Opening the 5G Radio Interface
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UVM RAL Model: Usage and Application
E-mail This Article | Printer-Friendly Page |