800G Multi-rate Ethernet Aggregator
32-bit Multiprocessor with Level-2 Cache-Coherent
12-bit 6MS/s ADC in TSMC 28nm HPC+
Arm Flexible Access gives chip designers the freedom to experiment and test before they invest
Alphawave IP Announces Immediate Availability of Advanced PCIe Gen1-5 PHY on TSMC's 7nm process
SmartDV Adds DisplayPort 2.0 to its Portfolio of Verification IP
Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
SoC Interconnect: Don't DIY!
Extending RISC-V ISA With a Custom Instruction Set Extension
Let's talk about neuromorphic computing
How to Verify Performance of Complex Interconnect-Based Designs?
Founding Arm
© 2019 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
