MIPI D-PHY Receiver in TSMC 28nm HPM
DVB-S2X LDPC/BCH Decoder
High Speed SPI AHB IP Core- Serial Peripheral Interface
High-performance MCU core with privilege modes and MPU (32 or 64 bit)
UMC, eMemory, and PUFsecurity Announce Successful Silicon-Proven Secure Embedded Flash IP
Enhanced Serial Peripheral Interface (eSPI) Master/Slave Controller
Vayyar Selects proteanTecs to Advance Vehicle Safety with Predictive Analytics
Implementing C model integration using DPI in SystemVerilog
Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
Lossless Compression Efficiency of JPEG-LS, PNG, QOI and JPEG2000: A Comparative Study
The design of the NoC is key to the success of large, high-performance compute SoCs
TSMC FINFLEX - Ultimate Performance, Power Efficiency, Density and Flexibility
Introducing Open Access: SoC design for everyone
© 2022 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.