1G/2.5G/5G/10G/25G PCS Ethernet
Rad-hard 17-bit 3-channel sigma-delta ADC at 3.2kS/s
MIPI D-PHY Receiver
12-Bit High-Performance Pipelined ADC for 802.11ac
Avery Design Announces CXL 2.0 VIP
Imperas Leads The RISC-V Processor Verification Ecosystem
Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
It's Time to Look at FD-SOI (Again)
Verifying Dynamic Clock switching in Power-Critical SoCs
Let's make RISC-V connected systems synonymous with security
Protocol and Interface Agnostic Universal D2D Controller for HPC and Chiplets
Arm China head scoops $179m
Huawei tries to acquire chip ecosystem
© 2020 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.