MIPI D-PHY Rx-Only 4 Lanes in SMIC (40nm, 28nm)
MIPI D-PHY CSI-2 RX (Receiver) in TSMC 16FFC
ReRAM NVM in 130nm CMOS, S130
NVM OTP NeoBit in MagnaChip (350nm, 180nm, 150nm, 130nm, 110nm)
CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Creonic Introduces Doppler Channel IP Core
Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Quantum Readiness Considerations for Suppliers and Manufacturers
FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
It's Not All About the MACs: Why "Offload" Fails
2025 Outlook with Mahesh Tirupattur of Analog Bits
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
