10G/25GBASE-R PCS+KR4 FEC IP Core
FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
RT-140 Compact Root of Trust for IoT, IIoT and cloud-connected devices, sensors, gateways
PUSCH Equaliser for 3GPP 5G NR
Agile Analog launches first complete RISC-V analog IP subsystem at RISC-V Summit Europe
BrainChip and Lorser Industries to Develop Neuromorphic Computing Systems for Software-Defined Radio Devices
Dolphin Design Selects Imperas for Processor Functional Design Verification
LPDDR5X：重要性与日俱增的移动存储器
High-Speed PCIe and SSD Development and Challenges
Understanding the Deployment of Deep Learning algorithms on Embedded Platforms
Demanding Chip Complexity and Manufacturing Requirements Call for Data Analytics
From Silicon Design to End of Life - Mitigate Memory Failures to Boost Reliability
Expanding the RISC-V Ecosystem, with PX5, IAR and SiFive
© 2023 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
