GDDR6 Memory Controller
PDSCH Encoder for 3GPP 5G NR
Low Phase Noise, High-performance Digital LC PLL
FlexCAN Controller for CAN 2.0 with CAN-FD
Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
VeriSilicon partners with LVGL to enable advanced GPU acceleration for wearable devices and beyond
HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
Advanced Packaging and Chiplets Can Be for Everyone
Timing Optimization Technique Using Useful Skew in 5nm Technology Node
Evaluating AI/ML Processors - Why Batch Size Matters
USB4 Sideband Channel Is Not a Side Business
Silicon Creations is Fueling Next Generation Chips
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.