Configurable controllers for PCIe 5.0 supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
Windows & Linux Drivers for the Expresso DMA Core
MIPI DSI Receiver Controller v1.3
Controller Area Network with Flexible Data-Rate (CAN / CAN FD) IP Core
Sofics releases analog I/O's for high-speed SerDes in TSMC N5 FinFET technology
Creonic Demonstrates its Beyond 5G FEC IP at the EuCNC Conference
HDL Design House Introduces Expandable SoC IoT Platform
Re-Architecting SoCs for the AI Era
Improving design routability and timing by smart port reduction and placement technique
Time Sensitive Networking: An Introduction to TSN
Memory IP - From Cobblestone to Cornerstone
The HPC Bottlenecks of Amdahl's Other Law
Who is responsible for securing the connected car?
© 2019 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
