Industry Expert Blogs
DDR efficiency improvement using CAM's-July 30, 2012 |
The DDR subsystem has become one of critical bottlenecks in system performance. Most applications in chip designs today require access to off-chip memory and to save money, most applications access off-chip DRAM through a single DDR controller interface. The multitude of applications that access off-chip memory, makes the traffic random. Because of this, the DDR controller can become the system bottleneck unless the traffic management is re-thought