English
32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Industry Expert Blogs
|
Bringing MEMS and asynchronous logic into an SoC design flowPractical Chip Design - Brian BaileyMay. 03, 2010 |
Two companies at the Embedded Systems Conference this week have similar objectives, but for very different technologies. Coventor, a vendor of CAD and analysis tools for creating MEMS devices, described a plan for bringing MEMS design into the standard CMOS SoC flow. And asynchronous logic design shop Tiempo showed a flow that facilitates development of large asynchronous blocks within a conventionally synchronous SoC.
Related Blogs
- The battery is dead; long live power management
- Arm and Arteris Drive Innovation in Automotive SoCs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Adding RISC-V CPU Custom Extensions Can Boost Performance, Reduce Power, and Cut Cost in 5G, AI. AR/VR, and IoT applications
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions