English
Industry Expert Blogs
|
Q&A: Formal Verification in 2011 - Update and ForecastIndustry Insights Blog - Richard Goering , CadenceJan. 03, 2011 |
Alok Jain, distinguished engineer at Cadence, directs the company's R&D efforts in formal verification. When he recently visited Cadence San Jose headquarters, we talked about the status of formal verification technology today and trends developing for 2011. Specifically, we talked about formal analysis (also known as model checking or property checking) as provided in tools such as Incisive Enterprise Verifier.
The following interview includes such topics as formal verification usage trends, benefits, roadblocks, formal coverage metrics, and the growing alignment of simulation and formal verification.
Related Blogs
- Decipher the Meaning of Silicon-as-a-Service
- Panelists: Rethinking System-to-Silicon Verification from the Top Down
- Q&A: Cadence VP Martin Lund Brings User Perspective to Semiconductor IP
- User Interview: Formal Analysis Speeds IP Connectivity Verification
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.