English
Industry Expert Blogs
|
Verification Moves To Forefront With Software And Methodology FocusChip Design Magazine - John Blyler, Chip DesignJan. 31, 2011 |
All chip designs need some level of verification. This need has created an ecosystem of verification intellectual property suppliers (VIP), SystemVerilog users, and integration and EDA interoperability tool companies. System-Level Design discussed these issues with Dennis Brophy, Director of Strategic Business Development for the Design Verification and Test division at Mentor Graphics; Thomas Anderson, group director, verification product management and Ran Avinun, marketing group director for system design and verification at Cadence Design Systems; Neill Mullinger, product manager for verification IP, Michael Sanie, director of verification marketing and Frank Schirrmeister, director of product marketing, system-level solutions at Synopsys. What follows are excerpts of those discussions.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- Virtual Platform Panel: What Still Needs To Be Done
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- QVIP provides thoroughness in verification