English
Industry Expert Blogs
|
Can DRAM Contents Survive a Reboot? Surprisingly, In Most Cases The Answer is, "Yes"Cadence IP Blog - Marc GreenbergApr. 21, 2011 |
A Cadence DRAM Memory Controller IP customer asks, "I have a DRAM subsystem with ECC and my system has the capability to use write data masks and partial-word writes. DDR3 has a reset pin, why can't I just reset it? Why do I need to initialize...
Related Blogs
- Why, How and What of Custom SoCs
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Automotive Subsystems and Network-on-Chip Technology
- ARM vs RISC-V: A Game Theory perspective
- Why using new DDR4 allow designing incredibly more efficient Server/Storage applications?