English
Industry Expert Blogs
|
Creating SystemC TLM-2.0 Peripheral ModelsSystem Design and Verification Blog - Team ESL, CadenceJul. 18, 2011 |
Over two years ago, I made some experiments and raised some requirements for an effective Virtual Platform IP authoring tool. Even with the passage of time, some people seem to find it useful as I regularly get questions about it. It is more than time to give you an update, and the good news is that such a tool is now available as part of the new Cadence Virtual System Platform (VSP) product. One of the capabilities provided by the Virtual System Platform is a tool to enable easy authoring of Virtual Platform IP models.
Related Blogs
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- Enhanced ARM DesignStart eliminates upfront license fees for ARM Cortex-M0 and Cortex-M3 processors
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King
- CAST - An Exciting IP Evolution and Future Roadmap
- Re-defining Collaboration