English
Symmetric Cryptography Engine: High Performance AES-GCM/CTR IP Core
Industry Expert Blogs
|
Why System-Level Low Power is ChallengingIndustry Insights Blog - Richard Goering , CadenceOct. 15, 2012 |
There's a lot of interest in "system level" low power design -- but what does it really mean? "There a lot of confusion," said Pete Hardee, director of solutions marketing at Cadence, in a presentation at the recent Silicon Integration Initiative (Si2) Conference. "What's system level, what problem am I trying to solve, and for what purpose am I creating models?"
Hardee's talk was titled System-Level Low Power Requirements - Cadence's Perspective. It was one of a number of talks at the day-long Si2 Conference, which reviewed five technology areas in which Si2 is developing standards.
