English
Industry Expert Blogs
|
Using UVM Register ModelVIP Central - Vidyashankar RamaswamyOct. 22, 2012 |
When I was preparing for a customer presentation on UVM RAL, I could not understand what the UVM base class library is saying about updating the values of desired value and the mirror value registers. Also I felt that the terms used are not exactly reflecting the intent. After spending some time, I came up with a table which will help to understand the behavior when the register model APIs are called. Before I introduce the table, let us take a look at the process about how to create the register model. I would describe that in 3 steps.
- Creating the register format specification
- Converting the specification into UVM register model
- Using the register model.
Related Blogs
- Simplifying the Usage of UVM Register Model
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Digitizing Data Using Optical Character Recognition (OCR)
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing