English
Industry Expert Blogs
|
How Many Cycles are Needed to Verify ARM's big.LITTLE on Palladium XP?Cadence Blog - Frank SchirrmeisterOct. 30, 2012 |
At the recent CDNLive! India user conference, Deepak Venkatesan and Murtaza Johar representing ARM India gave a fascinating presentation called "Verifying big.LITTLE using the Palladium XP".
ARM's big.LITTLE platform contains the combination of Cortex A15 MPCores - for high performance required in compute intensive applications - with Cortex A7 MPCores, allowing low power execution of the majority of workloads. Key to big.LITTLE is the switching between the cores, which is enabled using a Cache Coherent Interconnect - the CCI-400 fabric.
Let's first look at the results of using Palladium XP.
Related Blogs
- Changing the game for cloud computing with Neoverse
- ARM vs RISC-V: Beginning of a new era
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions