English
Industry Expert Blogs
|
20nm Tapeout with ARM Cortex-M0 - The Inside Storyarm Blogs - Richard GoeringNov. 20, 2012 |
A few months ago, ARM’s new Hsinchu Design Center taped out a 20nm ARM Cortex™-M0 test chip using a mostly Cadence tool flow. All early 20nm tapeouts are learning experiences, and this one was no exception. Here’s an inside look at the challenges that were encountered and the lessons that were learned.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Enabling the AI Infrastructure on Arm
- Digitizing Data Using Optical Character Recognition (OCR)