English
Serial Peripheral Interface - Master/Slave with single, dual, quad and octal SPI Bus support
Industry Expert Blogs
|
DVCon 2013 Panel: 1 Million IC Design Starts - How Can We Get There?Industry Insights Blog - Richard Goering , CadenceMar. 04, 2013 |
If you want to organize an interesting panel discussion, think big - really big. J.L. Gray, vice president of Verilab and author of the Cool Verification blog, did just that with a DVCon 2013 panel, where he asked panelists what will be required to reach 1 million new semiconductor design starts per year.
"What do we need to do to make not an incremental improvement, but an order or magnitude improvement?" Gray asked. Indeed, 1 million design starts would be one or two orders of magnitude, depending on whether you're looking only at ASIC/ASSP design starts (6,000-8,000/year, according to Gray) or including FPGA design starts (80,000/year).
