English
Industry Expert Blogs
|
Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, Cloud, and IoT PlatformsCadence IP Blog - Steven BrownApr. 08, 2015 |
Consumer demand for entertainment and communication is changing the architecture of your electronic devices. And Cadence is providing key IPs necessary for SoC developers to quickly bring their products to market. Today Cadence is unveiling its first-silicon results for both DDR4 and LPDDR4 IP on TSMC's 16nm FinFET Plus (16FF+) process, with test chips operating at 3200Mbps. This speed can support the computation requirements for tomorrow’s high-resolution video and data bandwidth requirements of mobile, cloud, and networking devices. Figure 1 shows the fully integrated LPDDR4 package-on-package (POP) test chip and memory.
Related Blogs
- Arm and Arteris Drive Innovation in Automotive SoCs
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Changing the game for cloud computing with Neoverse
- Obsolete & EOL Parts
- Enhanced ARM DesignStart eliminates upfront license fees for ARM Cortex-M0 and Cortex-M3 processors