|
Company
|
D&R China
|
dr-embedded.com
|
Wiki
|
English Chinese

Industry Expert Blogs

Protocol Debug for Complex SoCs

VIP Experts Blog - Synopsys
Sep. 30, 2015

Here, Bernie DeLay, group director for Verification IP R&D at Synopsys, talks to Ed Sperling of Semiconductor Engineering about the challenges of debugging protocols in complex SoCs.

Search Verification IP

1,000 Verification IPs from 50 Vendors

Related Blogs

Ecosystem Collaboration Drives New AMBA Specification for Chiplets
Spec-based Coverage Closure with Synopsys VIP
Overcoming the Protocol Debug Challenge
Accelerating Memory Debug
Key Advantages of Synopsys Memory VIP Architecture

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy