English
Industry Expert Blogs
|
PCIe Gen4 - VIP/IP Solution with Protocol-Aware Debug and Source Code Test SuitesVIP Experts Blog - SynopsysOct. 28, 2015 |
Today’s PCIe verification engineers have to trade-off between verification completeness and demanding time to market, and the new Gen4 specification makes it more challenging. This video highlights Synopsys’ complete PCIe Gen4 solution that includes implementation IP (Controller/PHY), Verification IP, protocol-aware debug and source code test suites to accelerate verification closure.
Related Blogs
- Webinar: Accelerating Verification Closure with PCIe Gen4 VIP
- Obsolete & EOL Parts
- PCIe 5.0 Demos: IP and VIP for AI, Cloud, Storage, and Networking
- Coverage Models - Filling in the Holes for Memory VIP
- Industry's First Source Code Test Suite and Verification IP for Arm AMBA ACE5 and AXI5 Enables Early Adopter Success