Debug continues to be one of the biggest hurdles faced by design and verification engineers. While designing a system that requires close interactions with memories, engineers often rely on print statements or waveform viewers to decipher signal behaviors over time, and/or their relationship relative to other signals over time. While this kind of ad-hoc debugging helps in understanding the behavior of a single signal, it does not work well when debugging protocols.
This blog post will introduce the Synopsys Debug Platform aka Verdi to debug memory protocols. Several key questions need to be answered during debug, such as:
- Am I writing to the correct location?
- Is my physical to logical address translation correct?
- What type of operation is taking place at a specific memory location?
- Is my protocol communication between the controller and the memory correct?
Click here to read more ...