English
Industry Expert Blogs
|
Signing off PCIe 5.0 Verification with Synopsys VIPVIP Experts Blog - SynopsysJun. 06, 2019 |
PCI-SIG recently announced the New PCI Express® 5.0 Specification, reaching 32GT/s transfer rates while maintaining low power and backward compatibility with previous technology generations. Aligned with this, Synopsys also announced the collaboration of its Design and Verification Solutions with Astera Labs to Develop Industry’s First PCIe 5.0 Retimer SoC. Emerging applications like AI, cloud, data center, and 5G have been driving the exponential increase in bandwidth requirements and PCIe has evolved to meet these increasing requirements.
In this blog, we discuss the new features in PCIe 5.0 and how the standard has evolved over the years.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Synopsys Introduces Industry's First CXL 3.0 Verification Solution
- PCIE 6.0 vs 5.0 - All you need to know
- Verification of Light Weight Forward Error Correction (FEC) and Strong Cyclic Redundancy Checks (CRC) feature in PCIe 6.0
- Standing the Test of Time: How Advanced Protocol Verification Creates Bulletproof SoC Designs