Industry Expert Blogs
Reduce Protocol Debug Time with Memory VIPVIP Experts Blog - SynopsysSep. 23, 2019 |
Looking for ways to reduce debug cycles to quickly root cause the issues in your Memory Controller/PHY and Subsystem Verification Project?
If you have not already deployed Protocol Aware Debug capabilities, learn why these are recommended…
Key attributes of the Memory Protocol Aware Debug flow:
- Protocol-centric debug enables user to quickly understand protocol activity, identify bottlenecks and quickly find and debug unexpected behavior
- Error, warning and messaging annotation within the protocol view to quickly root cause
- Graphical view of transaction, bank states, memory content, and handshaking with immediate access to context specific detailed information
- Lock-step linking to simulator-trace views (waveforms) enabling easy debug at any level of abstraction
Synopsys Memory VIP supports the latest ratified and draft specifications from standards organizations such as JEDEC (for DDR5, LPDDR5, DFI 5.0, HBM3, GDDR6, and NVDIMM-P/N), ONFi, SD, and SPI along with native integration and optimizations with our VCS and Verdi tools.
Related Blogs
- Coverage Models - Filling in the Holes for Memory VIP
- Arm and Arteris Drive Innovation in Automotive SoCs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Ensuring Quality and Providing Exceptional Support for IP Cores at Chip Interfaces
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets