Industry Expert Blogs

Looking for ways to reduce debug cycles to quickly root cause the issues in your Memory Controller/PHY and Subsystem Verification Project?

At some point, you have most likely faced one of the following challenges while debugging a memory model (Timing Issues, Log Messages, Bank Stats, Layered Debug, etc..)

Synopsys Memory Model (VIP), together with Verdi increases your overall debugging productivity. Below are examples of how the tightly coupled debug solution will help to address some of the pain points:

Click here to read more ...