Industry Expert Blogs

In heterogenous multi-core SoCs we have seen rampant increase in the number of cores in recent times, but this must be complimented with equivalent faster and efficient memory sub-systems. There are 3 keys components of a memory subsystem in the SoCs – Main memory, Memory controller and PHY. Inefficiency in any of these components can become bottleneck for overall system performance. As memory vendors are pacing towards providing new advancements in the main memory such as (LP)DDR6/5/4, it is up to the SoC designer to ensure that the memory controllers can utilise them to achieve the highest throughput. In addition, the PHY, one of the most complex components of the system, also need to be optimized to contribute to the overall performance story. Read more on DFI 5.0 through our previous blog- How-DFI-5.0-Ensures-Higher-Performance-in-DDR5-LPDDR5-Systems

In this blog, we’ll take a closer look at the key features that make DFI VIP an exceptional bridge between different DRAMs leading you to confidently verify your memory subsystem for various DRAM features and performance.

Click here to read more ...