ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
Industry Expert Blogs
![]() |
Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP SubsystemCadence Blog - Mayank Bhatnagar, CadenceOct. 21, 2024 |
In today’s evolving AI/ML and HPC/datacenter landscapes, die-to-die connectivity is essential for achieving high-performance and efficient data transfer. Cadence has achieved a significant milestone with the successful tapeout of its 32G UCIe standard package IP subsystem on TSMC’s 3nm (N3P) process technology. Designed to advance the performance, power efficiency, and integration of die-to-die connectivity, the subsystem features a comprehensive range of advanced capabilities, setting a new standard in ultra-fast, high-performance interconnect solutions. Building on seven years of expertise in die-to-die solutions and the success of our proprietary 16Gbps UCIe IP subsystem, this next-generation product delivers improved performance and flexibility while maintaining the reliability and precision proven by its predecessors. Like its 16G predecessor test vehicles, the entire subsystem is implemented in silicon with the ability to transfer data off-chip through high-speed I/Os. This setup enables a user to send real traffic using their SoC prototyped in FPGA and connect to our test board to develop and confirm the full software stack.
What’s New in Our Innovative 32G UCIe Solution?
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Alphawave Semi Tapes Out Industry-First, Multi-Protocol I/O Connectivity Chiplet for HPC and AI Infrastructure
- Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
- Dream Chip, Cadence Unveil Automotive SoC with Tensilica IP at embedded world '25