Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Browse Foundation
Arithmetic & Mathematic (58)
Embedded Memories (996)
I/O Library (1030)
PLL (1747)
Standard cell (756)
CAM (30)
Diffusion ROM (3)
DRAM (1)
Dual-Port SRAM (30)
EEPROM (30)
Flash Memory (37)
FTP (8)
Metal ROM (1)
MTP (39)
OTP (163)
RAM (236)
Register File (241)
ROM (76)
RRAM (6)
Single-Port SRAM (49)
Via ROM (26)
Other (20)
ESD Protection (71)
General-Purpose I/O (GPIO) (447)
High-speed (135)
LVDS (73)
Memory Interfaces (16)
Special (288)
Clock Generator PLL (406)
Deskew PLL (356)
Frac-N PLL (58)
General Purpose PLL (484)
IoT PLL (48)
Low Bandwidth PLL (3)
Low Power PLL (14)
MIPI D-PHY (1)
Spread Spectrum PLL (377)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
4587 IP
1051
1.0
SMIC 0.16um 3.3V Standard Cell Library,1.8v operating voltage
SMIC 0.16um 3.3V Standard Cell Library...
1052
1.0
SMIC 0.16um 9 track Standard Cell Library,1.8v operating voltage
SMIC 0.16um 9T High-Density Standard Cell Library...
1053
1.0
SMIC 0.16um IO Library
SMIC 0.16um process 1.8v/3.3v Generic IO library...
1054
1.0
SMIC 0.16um Isolation Cell Library,1.8v operating voltage
SMIC 0.16um Isolation Cell Library...
1055
1.0
SMIC 0.16um LL IO Library
SMIC 0.16um LL process 1.8v/3.3v Generic IO library...
1056
1.0
SMIC 0.16um Low Leakage 7 track High Density Standard Cell Library,1.8v operating voltage
SMIC 0.16um Low Leakage 7T High-Density Standard Cell Library...
1057
1.0
SMIC 0.16um Low Leakage 9T Standard Cell Library
SMIC 0.16um Low Leakage 7T High-Density Standard Cell Library...
1058
1.0
SMIC 0.18um 1.8v APLL
This IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run from 50MHz to 400MHz. By setting DM [5:0] and DN...
1059
1.0
SMIC 0.18um 1.8v APLL
This IP is a programmable Analog PLL suitable for low frequency reference clock and large feedback clock divider. It contains a 1-32 input clock divid...
1060
1.0
SMIC 0.18um 1.8v APLL with Free Running
This IP is a programmable Analog PLL suitable for high speed clock generation. Its high speed VCO can run from 100MHz to 250MHz. This IP has an import...
1061
1.0
SMIC 0.18um 1.8v PLL
This IP is a fixed divider Analog PLL suitable for high speed clock generation. High speed VCO can run from 40MHz to 270MHz according to the frequency...
1062
1.0
SMIC 0.18um 1.8V/3.3V Clockgating Cell Library
VeriSilicon SMIC 0.18um 1.8V/3.3V Clockgating Cell (01) Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Co...
1063
1.0
SMIC 0.18um 1.8V/3.3V DUP I/O Library
VeriSilicon SMIC 0.18um 1.8V/3.3V DUP I/O Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SMI...
1064
1.0
SMIC 0.18um 1.8v/3.3v PLL
Designed for audio clock generation, this PLL integrates a phase frequency detector (PFD), a loop filter (LP), a voltage control oscillator (VCO), a c...
1065
1.0
SMIC 0.18um 1.8V<->3.3V level shifter,1.8v/3.3vv operating voltage
SMIC 0.18um 1.8V3.3V Level Shfiter Library...
1066
1.0
SMIC 0.18um 3.3V Standard Cell Library,3.3v operating voltage
SMIC 0.18um 3.3V Standard Cell Library...
1067
1.0
SMIC 0.18um 3.3V Standard Cell Library,3.3v operating voltage
SMIC 0.18um 3.3V Standard Cell Library...
1068
1.0
SMIC 0.18um 7 track High Density Standard Cell Library,1.8v operating voltage
SMIC 0.18um 7T High-Density Standard Cell Library...
1069
1.0
SMIC 0.18um 9 track Standard Cell Library,1.8v operating voltage
SMIC 0.18um 9T High-Density Standard Cell Library...
1070
1.0
SMIC 0.18um 90% shrunk Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler
VeriSilicon SMIC 0.16um Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.16um Logic 1P6M Salic...
1071
1.0
SMIC 0.18um Crystal Oscillator IO_01
This crystal oscillator IO pad is designed for 1.8V OSC power supply. The IO gives clock signal under 1.8V power supply. The Pierce oscillator works i...
1072
1.0
SMIC 0.18um High Density Standard Cell Library
...
1073
1.0
SMIC 0.18um IO Library
SMIC 0.18um process 1.8v/3.3v Generic IO library...
1074
1.0
SMIC 0.18um IO Library
...
1075
1.0
SMIC 0.18um Isolation Cell Library,1.8v operating voltage
SMIC 0.18um Isolation Cell Library...
1076
1.0
SMIC 0.18um LL 5v IO Library
SMIC 0.18um LL process 1.8v/5v Generic IO library...
1077
1.0
SMIC 0.18um LL IO Library
SMIC 0.18um LL process 1.8v/3.3v Generic IO library...
1078
1.0
SMIC 0.18um Low Leakage 9 track Standard Cell Library,1.8v operating voltage
SMIC 0.18um Low Leakage 9T High-Density Standard Cell Library...
1079
1.0
SMIC 0.18um LVDS Transceiver
The LVDS transceiver IP is a Serializer/Deserializer (SERDES) pair that transparently translates 12–bit parallel bus into serial stream. This single s...
1080
1.0
SMIC 0.18um LVDS Transceiver/Receiver
This transmitter provides CMOS signal to LVDS, and the receiver provides LVDS signal to CMOS. The data rate between of them can be up to 700Mhz. The L...
1081
1.0
SMIC 0.18um Mini-LVDS Transmitter
The Mini-LVDS transmitter converts up to 48-bit or 36-bit RGB parallel data into 6-pair/3-pair of Mini-LVDS data stream that can support transmission ...
1082
1.0
SMIC 0.18um PLL
Analog PLL suitable for high speed clock generation. High speed VCO can run from 150MHz to 266MHz. Set different value of DM(4:0) and DN(5:0) accordin...
1083
1.0
SMIC 0.18um PLL
Analog PLL suitable for high speed clock generation. High speed VCO can run around 100MHz. Set different value of DM(4:0) and DN(5:0) according to the...
1084
1.0
SMIC 0.18um PLL
Analog PLL suitable for high speed clock generation. High speed VCO can run from 300MHz to 600MHz. Set different value of DM(4:0) and DN(6:0) accordin...
1085
1.0
SMIC 0.18um PLL
This IP is a programmable Analog PLL suitable for system clock generation. High speed VCO can run from 150MHz to 250MHz. By setting DM(5:0) and DN(7:0...
1086
1.0
SMIC 0.18um ROM Compiler
...
1087
1.0
SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler
VeriSilicon SMIC 0.18um Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.18um Logic 1P6M Salic...
1088
1.0
SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux
VeriSilicon SMIC 0.18um Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.18um Logic 1P6M Salic...
1089
1.0
SMIC 0.18um Single-Port/Two-Port Register File Compiler
...
1090
1.0
SMIC 0.18um SSTL2
VeriSilicon SMIC 0.18um 1.8V/3.3V SSTL2 I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
1091
1.0
SMIC 0.18um SSTL3
VeriSilicon SMIC 0.18um 1.8V/3.3V SSTL3 I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
1092
1.0
SMIC 0.18um SSTL_18 I/O
SSTL_18 (Stub Series Terminated Logic for 1.8v) is an electrical interface commonly used with DDR2....
1093
1.0
SMIC 0.18umLL 90% shrunk Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler
VeriSilicon SMIC 0.16um Low Leakage Process Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.1...
1094
1.0
SMIC 0.18umLL Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler
VeriSilicon SMIC 0.18um Low Leakage Process Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.1...
1095
1.0
SMIC 0.18umLL Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux
VeriSilicon SMIC 0.18um Low Leakage Process Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.1...
1096
1.0
SMIC 0.25um 2.5V APLL
The present IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run up to 280MHz. By setting different values...
1097
1.0
SMIC 0.25um 2.5V/3.3V SSTL2 I/O Cell Library
VeriSilicon SMIC 0.25um 2.5V/3.3V SSTL2 I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
1098
1.0
SMIC 0.25um 2.5V/3.3V SSTL3 I/O Cell Library
VeriSilicon SMIC 0.25um 2.5V/3.3V SSTL3 I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
1099
1.0
SMIC 0.25um High Density Standard Cell Library
...
1100
1.0
SMIC 0.25um ROM Compiler
...
|
Previous
|
22
|
23
|
24
|
...
|
Next
|
