Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Browse Foundation
Arithmetic & Mathematic (72)
Embedded Memories (996)
I/O Library (1032)
PLL (1747)
Standard cell (756)
CAM (30)
Diffusion ROM (3)
DRAM (1)
Dual-Port SRAM (30)
EEPROM (30)
Flash Memory (37)
FTP (8)
Metal ROM (1)
MTP (39)
OTP (163)
RAM (236)
Register File (241)
ROM (76)
RRAM (6)
Single-Port SRAM (49)
Via ROM (26)
Other (20)
ESD Protection (71)
General-Purpose I/O (GPIO) (447)
High-speed (136)
LVDS (74)
Memory Interfaces (16)
Special (288)
Clock Generator PLL (406)
Deskew PLL (356)
Frac-N PLL (58)
General Purpose PLL (484)
IoT PLL (48)
Low Bandwidth PLL (3)
Low Power PLL (14)
MIPI D-PHY (1)
Spread Spectrum PLL (377)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
4603 IP
3501
0.0
64x8 Bits OTP (One-Time Programmable) IP, Ca-Sem- 0.18μm 1.8V/3.3V Logic Process
The ATO00064X8CA180TGO3NA is organized as a 64-bit by 8 one-time programmable (OTP). This is a type of non-volatile memory fabricated in Ca-Sem- 0.18μ...
3502
0.0
64x8 Bits OTP (One-Time Programmable) IP, Ca-Sem- 0.18μm pure 3.3V MS process
The ATO00064X8CA180M333NA is organized as a 64-bit by 8 one-time programmable (OTP). This is a type of non-volatile memory fabricated in CanSemi 0.18...
3503
0.0
64x8 Bits OTP (One-Time Programmable) IP, Ne-chi- 0.15μm 3.3V Logic Processes
The ATO00064X8NX150FPS3NA is organized as a 64x8 one-time programmable (OTP). This is a type of non-volatile memory fabricated in Ne-chi- 0.15μm 3.3V ...
3504
0.0
64x8 Bits OTP (One-Time Programmable) IP, SMI- 0.18μm MSGL-GE-1.8-3.3 & MSGL-LC-3.3-3.3
The ATO00064X8SM180N333NA is organized as a 64-bit by 8 one-time programmable (OTP). This is a type of non-volatile memory fabricated in SMIC 0.18μm ...
3505
0.0
64x8 Bits OTP (One-Time Programmable) IP, TSM- 130nm BCD Plus Process
The ATO00064X8TS130BP53NA is organized as a 64-bit by 8 one-time programmable (OTP). This is a type of non-volatile memory fabricated in TSMC 0.13μm ...
3506
0.0
550MHz to 750MHz Integer-N LC Phase-Locked Loop
PLL is an automatic control system adjusting controlled oscillator frequency to be equal to reference oscillator frequency multiplied by a given integ...
3507
0.0
055TSMC_PLL_10 - 0.25GHz to 2.4GHz Fractional-N LC Phase-Locked Loop
055TSMC_PLL_10 is a PLL frequency synthesizer that generates a frequency signal in the range from 250MHz to 2.4GHz. The synthesizer consists of volta...
3508
0.0
256x1 Bits OTP (One-Time Programmable) IP, Abli- 130 nm 130nm BCD with 5V CMOS Core Process
The ATO00256X1AB130MXX3XX00A is organized as a 256-bit by 1 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in 0.13µm s...
3509
0.0
256x1 Bits OTP (One-Time Programmable) IP, TSM- 0.18μm 1.8V/3.3V Mixed-Signal, General Purpose Process
The ATO00256X1TS180MSG3NA is organized as a 256 bit by 1 one-time programmable (OTP).This is a kind of non-volatile memory fabricated in TSM- 0.18μm 1...
3510
0.0
256x1 Bits OTP (One-Time Programmable) IP, UM- 110 nm 1.2V/3.3V L110AE Process
The AT256X1U110MAE0AC is organized as a 256-bit by 1 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in UM- 110 nm 1.2V/...
3511
0.0
256x1 Bits OTP (One-Time Programmable) IP, UM- 110 nm 1.2V/3.3V L110AE Process
The AT256X1U110MAE0AB is organized as 256 bits by 1 one-time programmable in 1-bit read and 1-bit program modes. This is a kind of non-volatile memory...
3512
0.0
256x1 Bits OTP (One-Time Programmable) IP, VI- 110 nm 1.2V/5.0V BCD Process
The AT256X1V110BCD0AA is organized as 256 bits by 1 one-time programmable in 1-bit read and 1-bit program modes. This is a kind of non-volatile memory...
3513
0.0
256x16 Bits OTP (One-Time Programmable) IP, 256x16 Bits One Time Programmable Device SMI- 110nm 1.2V/3.3V Mixed Signal Generic Process
The AT256X16Z110LL0AA is organized as 256 bits by 16 one-time programmable in 16-bit read and 1-bit program modes. This is a kind of non-volatile memo...
3514
0.0
256x16 Bits OTP (One-Time Programmable) IP, TSM- 152nm 1.8V/3.3V GP MS Process
The AT256X16T152LP0AA is organized as 256 bits by 16 one-time programmable in 16-bit read and 1-bit program modes. This is a kind of non-volatile memo...
3515
0.0
256X8 Bits OTP (One-Time Programmable) IP, SMI- 0.153μm MSGL-GE-1.8-3.3 Process
The ATO00256X1SM153MSG2NA is organized as a 256-bit by 1 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in SMIC 0.153u...
3516
0.0
256x8 Bits OTP (One-Time Programmable) IP, TSM- 0.13um 1.5V/3.3V LP Process
The AT256X8T130LP0AA is organized as a 256-bit by 8 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in TSM- 0.13um 1.5V/...
3517
0.0
256x8 Bits OTP (One-Time Programmable) IP, TSM- 40G 0.9/1.8V Process
The AT256X8T40G6AA is organized as 256 bits by 8 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in TSM- 40nm G standard...
3518
0.0
4608x12 Bits OTP (One-Time Programmable) IP, TSM- 40ULP 0.9V/2.5V Process
The ATO4608X12TS040ULP7ZA is organized as 4608 x 12 one-time programmable (OTP). This is a type of non-volatile memory fabricated in TSM- 40nm ULP sta...
3519
0.0
666 Mbps LVDS Transceiver IP
The MXL-TXRX-LVDS is a LVDS transceiver implemented in digital CMOS technology. It supports up to 666 Mbps. It is compatible with IEEE Std 1596, EIA-6...
3520
0.0
768 x 1 Bits One Time Programmable Device D- Hite- Mixed-Signal 110 nm 1.2V/3.3V Process
The ATO00768X1DB110SBM2NA is organized as 768 bits by 1 one-time programmable in 1-bit read and 1-bit program modes. This is a kind of non-volatile m...
3521
0.0
768x1 Bits OTP (One-Time Programmable) IP, UM- 110 nm 1.2V/3.3V L110AE
The AT768X1U110MAE0AA is organized as 768 bits by 1 one-time programmable in 1-bit read and 1-bit program modes. This is a kind of non-volatile memor...
3522
0.0
768x3 Bits OTP (One-Time Programmable) IP, UM- 142 nm 1.8V/3.3V CIS
The AT768X3U142CIS0AA is organized as 768-bits by 3 one-time programmable in parallel mode. This is a kind of non-volatile memory fabricated in 0.142...
3523
0.0
768x39 Bits OTP (One-Time Programmable) IP, TSM- 55ULP 0.9V–1.2V / 2.5V Process
The ATO0768X39TS055ULP4NL is organized as 768x39 one-time programmable (OTP). This is a type of non-volatile memory fabricated in TSM- 55nm LP 1.2V/2....
3524
0.0
36Kbyte EEPROM IP with configuration 288p32w32bit
The block is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 36Kbyte (32(bit per word) x 32(words per page) x 2...
3525
0.0
36Kbyte EEPROM IP with configuration 288p32w32bit and oscillator
130GF_EEPROM_07 is a nonvolatile electrically erasable programmable read-only memory with volume 36Kbyte (32(bit per word) x 32(words per page) x 288(...
3526
0.0
16x16 Bits OTP (One-Time Programmable) IP, SMI- 0.18μm BCDM 1.8V/5V process
The ATO0016X16SM180BS33NA is organized as 16 bits by 16 one-time programmable (OTP) in 16-bit read and 1-bit program modes. This is a kind of non-vola...
3527
0.0
16x8 Bits OTP (One-Time Programmable) IP, TSM- CM018G 0.18μm 1.8V/3.3V Process
The ATO00016X8TS180CMG3NA is organized as 16 bits by 8 one-time programmable (OTP) in 8-bit read and 1-bit program modes. This is a kind of non-volati...
3528
0.0
16x8 Bits OTP (One-Time Programmable) IP, VI- 150nm 1.8V BCD Process
The ATO00016X8VI150BG22NA is organized as 16 bits by 8 one-time programmable in 8-bit read and 1-bit program modes. This is a kind of non-volatile m...
3529
0.0
16x8 Bits OTP (One-Time Programmable) IP, X-FA- 0.18um XH018 1.8V/3.3V process
The ATO00016X8XH18018P4DA is organized as a 16-bit by 8 one-time programmable (OTP). This is a kind of non-volatile memory fabricated in 0.18µm XH018...
3530
0.0
PAD - HHGrace 110nm ULL
...
3531
0.0
Rail to rail LVDS receiver 1 Gbps
LVDS_RX is LVDS receiver with rail to rail input range. The interface to the core logic includes the output signal pin (OUTp) to receive data and the ...
3532
0.0
Half Precision IEEE-754R complete FPU for graphics processing
This block may be used to convert and existing single register stage into a stallable pipeline stage. It can also be used with synchronous RAM blocks...
3533
0.0
Tangent
Fast and low-power tangent function...
3534
0.0
Tangent (Hyperbolic)
Fast and low-power hyperbolic tangent function, also suitable for use as an activation function...
3535
0.0
Gaussian Error Linear Unit (GELU)
This highly accelerated function implements the Gaussian Error Linear Unit (GELU) activation function that is popular in transformers. This function i...
3536
0.0
TCAM Compilers for Samsung (14nm, 10nm, SF5A, SF4X)
Synopsys embedded ternary content addressable memories (TCAMs) help networking designers meet the demand for wire-speed packet processing, access cont...
3537
0.0
TCAM Compilers for SMIC (28nm)
Synopsys embedded ternary content addressable memories (TCAMs) help networking designers meet the demand for wire-speed packet processing, access cont...
3538
0.0
TCAM Compilers for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4
Synopsys embedded ternary content addressable memories (TCAMs) help networking designers meet the demand for wire-speed packet processing, access cont...
3539
0.0
TCAM in SMIC 28HK+ upto 800Mbps
...
3540
0.0
SD 3.0 I/O Pad Set
The SD library provides the driver / receiver cell and required support cells for SD 3.0 signaling. Fault-tolerant operation. This library is offere...
3541
0.0
Adder - Subtractor
Adder-subtractor for AI...
3542
0.0
3DIO PHY IP for TSMC N5
Synopsys 3DIO is a specialized IO for multi-die integration. It includes multiple IP offerings for system-on-chip (SoC) designers to implement tunable...
3543
0.0
DDR combo IO in SMIC 28HKC+, supporting DDR3,4/LPDDR3,4, upto 2667Mbps
Brite DDR (Double Data Rate SDRAM) IO libraries cover wide range of DDR standards, from DDR2 to DDR4 and LPDDR2 to LPDDR4X with the data rate from 200...
3544
0.0
DDR combo IO in SMIC 28HKD 0.9/1.8V, supporting DDR3,4/LPDDR3,4, upto 2667Mbps
Brite DDR (Double Data Rate SDRAM) IO libraries cover wide range of DDR standards, from DDR2 to DDR4 and LPDDR2 to LPDDR4X with the data rate from 200...
3545
0.0
DDR combo IO in SMIC 28HKD 0.9/2.5V, supporting DDR2,3/LPDDR2,3, upto 1600Mbps for IOT application
Brite DDR (Double Data Rate SDRAM) IO libraries cover wide range of DDR standards, from DDR2 to DDR4 and LPDDR2 to LPDDR4X with the data rate from 200...
3546
0.0
DDR combo IO in SMIC 28HKD 0.9/2.5V, supporting DDR3,4/LPDDR3,4, upto 1866Mbps
Brite DDR (Double Data Rate SDRAM) IO libraries cover wide range of DDR standards, from DDR2 to DDR4 and LPDDR2 to LPDDR4X with the data rate from 200...
3547
0.0
DDR combo IO in SMIC 40NLL, supporting DDR2,3/LPDDR2,3, upto 1333Mbps
Brite DDR (Double Data Rate SDRAM) IO libraries cover wide range of DDR standards, from DDR2 to DDR4 and LPDDR2 to LPDDR4X with the data rate from 200...
3548
0.0
DDR combo IO in SMIC 40NLL, supporting DDR3,3U,3L,4/LPDDR2,3, upto 1866Mbps
Brite DDR (Double Data Rate SDRAM) IO libraries cover wide range of DDR standards, from DDR2 to DDR4 and LPDDR2 to LPDDR4X with the data rate from 200...
3549
0.0
DDR combo IO in SMIC 55NLL, supporting DDR2/3/3L /LPDDR2/3, upto 1333Mbps
Brite DDR IO libraries cover wide range of DDR standards, from DDR2 to DDR4 and LPDDR2 to LPDDR4X with the data rate from 200Mbps to 4805Mbps. Brite p...
3550
0.0
DDR4 & LPDDR4 COMBO IO for memory controller PHY, 3200Mbps, TSMCN22
The DDR4&LPDDR4 COMBO IO is used to transfer the Command/Address/Clk and Data between the memory controller PHY and the DRAM device. The TX is designe...
|
Previous
|
71
|
72
|
73
|
...
|
Next
|
