Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Browse Memory Controller & PHY
DDR (639)
eMMC (20)
Flash Controller (8)
HBM (32)
Mobile SDR Controller (4)
NAND Flash (35)
NVM Express (20)
ONFI Controller (6)
SD (14)
SDIO Controller (3)
SDRAM Controller (107)
SRAM Controller (3)
Other (21)
NAND Flash Controller (22)
NAND Flash PHY (13)
SD Controller (8)
SD PHY (6)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
639 IP
201
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (rectangle) - TSMC 90nm GT (CLN90GT)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
202
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (rectangle) - TSMC 90nm GT (CLN90GT)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
203
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (rectangle) - TSMC 90nm LP (CLN90LP)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
204
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 0.13um LV / Lvod
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
205
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 55nm 55GP,LP,LP_EMF,ULP,ULP_EMF
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
206
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 55nm GP (CLN55GP)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
207
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 65nm 65GP,LP,LP_EMF
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
208
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 65nm GP (CLN65GP)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
209
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 65nm LP (CLN65LP)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
210
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 80nm 80GC,LP_EMF
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
211
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 80nm GC (CLN80GC)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
212
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 90nm 90G,GT,LP
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
213
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 90nm G (CLN90G)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
214
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 90nm GT (CLN90GT)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
215
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 90nm GT (CLN90GT)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
216
0.3729
DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 90nm LP (CLN90LP)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
217
0.3729
DDRI/II/MDDR combo interface - TSMC 55nm GP (CLN55GP)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
218
0.3729
DDRI/II/MDDR combo interface - TSMC 65nm LP (CLN65LP)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
219
0.3729
DDRI/II/MDDR combo interface - TSMC 90nm G (CLN90G)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
220
0.3729
DDRI/II/MDDR combo interface - TSMC 90nm GT (CLN90GT)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
221
0.3729
DDRI/II/MDDR combo interface - TSMC 90nm LP (CLN90LP)
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully complian...
222
0.3729
DDRx & LPDDRx Combo I/O Interface - TSMC 16nm, 28nm, 40nm, 55nm, 65nm
Dolphin Technology's interface IP for standard I/O and specialty I/O delivers ultra high performance for DDR4/3/2, LPDDR3/2, DDR PHY, LVDS, LVPECL, I2...
223
0.3729
DDRx & LPDDRx Combo I/O Interface - TSMC 28nm 28HP, 28HPx, 28LP, 28ULP
Dolphin Technology's interface IP for standard I/O and specialty I/O delivers ultra high performance for DDR4/3/2, LPDDR3/2, DDR PHY, LVDS, LVPECL, I2...
224
0.3729
DDRx & LPDDRx Combo I/O Interface - TSMC 40nm 40G 40LP 40ULP
Dolphin Technology's interface IP for standard I/O and specialty I/O delivers ultra high performance for DDR4/3/2, LPDDR3/2, DDR PHY, LVDS, LVPECL, I2...
225
0.3729
DDRx & LPDDRx DRAM Combo Memory Controller
Dolphin Technology offers high performance DDR4/3/2 SDRAM and LPDDR4/3/2 SDRAM Memory Controller IP across a broad range of process technologies. The...
226
0.3729
DDRx & LPDDRx DRAM Memory Controller - TSMC 12nm 12FFC,FFC+
Dolphin Technology provides a broad range of high performance Memory Controller IP solutions for JEDEC-standard DDR4/3/2 and LPDDR3/2 SDRAM. Our Memor...
227
0.3729
DDRx & LPDDRx DRAM Memory Controller - TSMC 16nm 16FFC,FF
Dolphin Technology provides a broad range of high performance Memory Controller IP solutions for JEDEC-standard DDR4/3/2 and LPDDR3/2 SDRAM. Our Memor...
228
0.3729
DDRx & LPDDRx DRAM Memory Controller - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
Dolphin Technology provides a broad range of high performance Memory Controller IP solutions for JEDEC-standard DDR4/3/2 and LPDDR3/2 SDRAM. Our Memor...
229
0.3729
DDRx/LPDDRx Memory Controller - TSMC 22nm 22ULP,ULL
Dolphin Technology provides a broad range of high performance Memory Controller IP solutions for JEDEC-standard DDR4/3/2 and LPDDR3/2 SDRAM. Our Memor...
230
0.3729
DDRx/LPDDRx Memory Controller - TSMC 28nm 28HP,HPL,LP,ULP,HPC,HPC+,HPM
Dolphin Technology provides a broad range of high performance Memory Controller IP solutions for JEDEC-standard DDR4/3/2 and LPDDR3/2 SDRAM. Our Memor...
231
0.3729
HSTL I/O Interface - TSMC 12nm 12FFC,FFC+
Dolphin Technology's interface IP for standard I/O and specialty I/O delivers ultra high performance for DDR4/3/2, LPDDR3/2, DDR PHY, LVDS, LVPECL, I2...
232
0.3729
HSTL I/O Interface - TSMC 16nm 16FFC,FF
Dolphin Technology's interface IP for standard I/O and specialty I/O delivers ultra high performance for DDR4/3/2, LPDDR3/2, DDR PHY, LVDS, LVPECL, I2...
233
0.118
40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage
40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage...
234
0.118
40nm LPDDR2-PHY command/address block for SIP
40nm LPDDR2-PHY command/address block for SIP...
235
0.118
40nm LPDDR2-PHY data block for SIP
40nm LPDDR2-PHY data block for SIP...
236
0.118
40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process...
237
0.118
1:2 DDR2/DDR1/MDDR combo PHY; UMC 0.11um HS/Cu Logic Process
1:2 DDR2/DDR1/MDDR combo PHY; UMC 0.11um HS/Cu Logic Process...
238
0.118
1:2 DDR2/DDR1/MDDR combo PHY; UMC 0.11um HS/Cu Logic Process
1:2 DDR2/DDR1/MDDR combo PHY; UMC 0.11um HS/Cu Logic Process...
239
0.118
Data block of 1:2 DDR2-PHY ; UMC 0.11um HS/AE (AL Advanced Enhancement) Logic Process
Data block of 1:2 DDR2-PHY ; UMC 0.11um HS/AE (AL Advanced Enhancement) Logic Process...
240
0.118
Data Block of DDR3 Combo PHY for DIMM version ; UMC 55nm LP/RVT LowK Logic Process
Data Block of DDR3 Combo PHY for DIMM version ; UMC 55nm LP/RVT LowK Logic Process...
241
0.118
Data Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process
Data Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process...
242
0.118
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant to DFI); UMC 55nm SP/RVT LowK Logic Process
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant to DFI); UMC 55nm SP/RVT LowK Logic Process...
243
0.118
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant with DFI spec); UMC 40nm LP LowK Logic Process
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant with DFI spec); UMC 40nm LP LowK Logic Process...
244
0.118
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm LP/RVT LowK Logic Process
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm LP/RVT LowK Logic Process...
245
0.118
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm LP/RVT LowK Logic Process
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm LP/RVT LowK Logic Process...
246
0.118
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process...
247
0.118
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process...
248
0.118
Data Block of DDR3/DDR4/LPDDR2/LPDDR3 Combo PHY for copper pillar bump Flip chip version ; UMC 40nm LP LowK Logic Process
Data Block of DDR3/DDR4/LPDDR2/LPDDR3 Combo PHY for copper pillar bump Flip chip version ; UMC 40nm LP LowK Logic Process...
249
0.118
Data Block of DDR3/DDR4/LPDDR2/LPDDR3 Combo PHY for Solder bump Flip chip version ; UMC 40nm LP LowK Logic Process
Data Block of DDR3/DDR4/LPDDR2/LPDDR3 Combo PHY for Solder bump Flip chip version ; UMC 40nm LP LowK Logic Process...
250
0.118
DDR1/MDDR PHY CMD/ADDR BLOCK ; UMC 55nm SP/RVT with 2.5V device LowK Logic Process
DDR1/MDDR PHY CMD/ADDR BLOCK ; UMC 55nm SP/RVT with 2.5V device LowK Logic Process...
|
Previous
|
5
|
6
|
7
|
...
|
Next
|
