Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Browse Security
AES Encryption Core (92)
Cryptography (163)
Data Integrity - Error Correction (28)
Embedded Security Modules (18)
Hardware Accelerator (45)
MACsec, IPsec (30)
Post-Quantum Solutions (26)
PUF Based (24)
Random Number Generator (RNG) (19)
Root of Trust (17)
Security Platform (32)
Sensors & Monitors (21)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
45 IP
1
95.0
Secure-IC's Securyzr™ Tunable Hash (SHA1-SHA2) Hardware accelerator
The Secure Hash Algorithm (SHA) is a family of cryptographic hash function. This family includes SHA-0, SHA-1, SHA-2 and SHA-3. The SHA IP is focused ...
2
95.0
Secure-IC's Securyzr™ Tunable Public Key Cryptographic (RSA, ECDSA, SM2, Diffie-Hellman) accelerator - optional SCA protection
RSA is a public-key cryptosystem (the encryption key is public when the decryption key is private) widely used for secure data transmission. This IP...
3
85.0
Secure-IC's Securyzr™ HMAC compatible with Securyzr™ hardware Hash accelerators with SCA protections
The HMAC hardware module allows performing NIST HMAC algorithms as standardized in the FIPS 198-1. The module is coupled with one of the NIST standard...
4
85.0
Secure-IC's Securyzr™ Tunable DES - Triple DES (ECB, CBC, CTR) accelerator - optional SCA protection
The Data Encryption Standard (DES) is defined in FIPS PUB 46-3 as a symmetric-key algorithm. The triple DES (TDES) is a block cipher that applies the ...
5
85.0
Secure-IC's Securyzr™ Tunable Hash (SM3) Hardware accelerator
The SM3 hash algorithm is a cryptographic hash function designed by the Chinese Commercial Cryptography Administration Office (CCCAO) in order to prop...
6
85.0
Secure-IC's Securyzr™ Tunable SM4 Hardware accelerator with SCA protections
SM4 is a standardized block cipher used in the Chinese National Standard for Wireless LAN WAPI (Wired Authentication and Privacy Infrastructure)....
7
84.0
Secure-IC's Securyzr™ Tunable Hash (SHA3) Hardware accelerator
In the beginning of the 2000s, strong progress has been made on hacking NIST standard hash functions, which led to break of the SHA-1 algorithm. This ...
8
50.0
Secure-IC's Securyzr(TM) TLS Handshake Hardware Accelerator
The TLS handshake hardware accelerator is a secure connection engine that can be used to offload the compute intensive Public Key operations (Diffie-H...
9
46.0
Cryptography Accelerator
FPGA IP core implementation of a various cryptographic algorithms, including new, post-quantum standards, available as customizable cryptographic acce...
10
43.0
Elliptic Curve Cryptography (ECC) Accelerator
The high-speed ECC Accelerator reaches to more than a thousand operations per second in a modern FPGA or ASIC. Furthermore, it covers all NIST P curve...
11
25.0
Secure-IC's Securyzr(TM) Blockchain Hardware Accelerator
Blockchain has a wide range of applications on the internet. As it is decentralized by design, it is an alternative to the many traditional transactio...
12
20.0
Multipurpose Security Protocol Accelerator
Complex system-on-chip (SoC) requirements can include security at the MAC layer, VPN layer, and application layer. The SynopsysSecurity Protocol Accel...
13
15.5556
Cryptography Accelerator
FPGA IP core implementation of a various cryptographic algorithms, including new, post-quantum standards, available as customizable cryptographic acce...
14
15.5556
Customizable cryptographic accelerator
FPGA IP core implementation of a various cryptographic algorithms, including new, post-quantum standards, available as customizable cryptographic acce...
15
10.0
32-bit Public Key Accelerator
Public key cryptography requires complex mathematical operations on very large numbers (from 160 to 4096 bits, or more). The majority of embedded CPUs...
16
10.0
128-bit Public Key Accelerator
Public key cryptography requires complex mathematical operations on very large numbers (from 160 to 4096 bits, or more). The majority of embedded CPUs...
17
10.0
Security Protocol Accelerator for SM3 and SM4
SM3 and SM4 are commercial cryptographic standards issued and regulated by the Chinese Office of State Commercial Cryptography Administration (OSCCA)...
18
10.0
HMAC-SHA256 Accelerator
Chevin Technology’s HMAC-SHA256 cryptographic accelerator function is used to securely generate and verify message authentication codes. Message authe...
19
3.0
Scalable RSA and Elliptic Curve Accelerator
Rivest-Shamir-Adelman (RSA) is a public-key cryptographic technology that uses the mathematics of so called “finite field exponentiation”. The operati...
20
3.0
RSA Public Key Exponentiation Accelerator
Rivest-Shamir-Adelman (RSA) is a public-key cryptographic technology that uses the mathematics of so called “finite field exponentiation”. The opera...
21
0.0
Camellia Crypto Accelerator
The Camellia Engine implements the Camellia crypto algorithm, as specified in “Specification of Camellia” and RFC3713. Designed for fast integration...
22
0.0
HASH Accelerator with SHA-3, SHA-2, SHA-1
The EIP-57 is the IP for accelerating the various secure hash integrity algorithms like MD5 (RFC1231), SHA-1 (FIPS-180-2), SHA-2 (FIPS-180-3/4) and SH...
23
0.0
Agile ECC/RSA Public Key Accelerator with 128-bit ALU
Public key cryptography requires complex mathematical operations on very large numbers (from 160 to 4096 bits, or more). The majority of embedded CPUs...
24
0.0
Agile ECC/RSA Public Key Accelerator with 32-bit ALU
Public key cryptography requires complex mathematical operations on very large numbers (from 160 to 4096 bits, or more). The majority of embedded CPUs...
25
0.0
SHA - DSHA2-384 - Hash and HMAC Functions Accelerator
The DSHA2-384 - a universal solution that accelerates SHA2-384 hash with HMAC mode. DSHA2-384 bridge to APB, AHB, AXI bus, it is a universal soluti...
26
0.0
Whirlpool Crypto Accelerator
Rambus DPA Resistant Hardware Cores prevent against the leakage of secret cryptographic key material through attacks when integrated into an SoC or FP...
27
0.0
SM3 Crypto Accelerator
The EIP-52 SM3 Engine implements the SM3 hash algorithm. The accelerators include I/O registers, hash calculation cores, message padding logic, and da...
28
0.0
SM4 Crypto Accelerator
The EIP-12 SM4 Engine implements the SM4 cipher block algorithm. The accelerator includes I/O registers, encryption and decryption cores. Designed for...
29
0.0
SM4-XTS Crypto Accelerator
The EIP-312 – SM4-XTS Accelerator is specifically suited for next generation processors deployed in networking and storage appliances and SSD controll...
30
0.0
HMAC Accelerator with SHA-3, SHA-2, SHA-1
The EIP-59 is the IP for accelerating the various single pass HMAC (FIPS-198-1) algorithms using secure hash integrity algorithms like MD5 (RFC1231),...
31
0.0
SNOW Crypto Accelerator
The EIP-46 cipher accelerators implement the specification of the 3GPP Confidentiality and Integrity Algorithms as specified by 3GPP and ETSI. Desig...
32
0.0
Poly1305 Crypto Accelerator
The EIP-53 Poly engine is an efficient hardware implementation of the Poly1305 algorithm, as specified by the Internet Research Task Force (IRTF), RFC...
33
0.0
FortiPKA-RISC-V Public key accelerator
Modern asymmetric cryptography algorithms such as RSA or elliptic curve cryptography over prime fields require complex mathematical calculations of la...
34
0.0
ARC4 Crypto Accelerator
The EIP-44 is the IP for accelerating the ARC4 stream cipher algorithm (used for legacy SSL & IPsec). Designed for fast integration, low gate count a...
35
0.0
ARIA Crypto Accelerator
The EIP-11 ARIA algorithm, as specified in RFC 5794. The accelerators include I/O registers, encryption and decryption cores, and the logic for feedba...
36
0.0
RSA Public Key Cryptography Exponentiation Accelerator
The modular exponentiation accelerator IPX-RSA is an efficient arithmetic coprocessor for the RSA public-key cryptosystem. It performs the Ae mod M ca...
37
0.0
RSA-ECC Public Key Accelerator Engine
The EIP-28 is a range of Public Key Accelerators operating as co-processors to offload Public Key operations from the Host processor....
38
0.0
RSA-ECC Public Key Accelerator Engine
The EIP-150 is an integrated module combining the Public Key Acceleration module, True Random Generator, interrupt controller and a standard bus inter...
39
0.0
RSA-ECC Public Key Accelerator Engine DPA Resistant, 8K ops/sec
Rambus DPA Resistant PKEv2, PKEv3, PKEv4 Cryptographic Accelerator Cores prevent against the leakage of secret cryptographic key material through atta...
40
0.0
RSA-ECC Public Key Accelerator Engine, 2K ops/sec, DPA Resistant
Rambus DPA Resistant PKEv2, PKEv3, PKEv4 Cryptographic Accelerator Cores prevent against the leakage of secret cryptographic key material through atta...
41
0.0
RSA-ECC Public Key Accelerator Engine, 50K ops/sec
Rambus DPA Resistant PKEv2, PKEv3, PKEv4 Cryptographic Accelerator Cores prevent against the leakage of secret cryptographic key material through atta...
42
0.0
RSA-ECC Public Key Accelerator Engine, 750K ops/sec
Rambus DPA Resistant PKEv2, PKEv3, PKEv4 Cryptographic Accelerator Cores prevent against the leakage of secret cryptographic key material through atta...
43
0.0
RSA-ECC Public Key Accelerator Engine, 8K ops/sec, DPA & Fault Injection Resistant
Rambus DPA Resistant Hardware Cores prevent against the leakage of secret cryptographic key material through side channel and fault injection attacks ...
44
0.0
ZUC Crypto Accelerator
The EIP-48 is an efficient hardware implementation of the ZUC algorithm. Besides the basic ZUC stream cipher, the EIP-48 fully implements the 3GPP Con...
45
0.0
Multipurpose Security Protocol Accelerator, ASIL B compliant
Complex system-on-chip (SoC) requirements can include security at the MAC layer, VPN layer, and application layer. The SynopsysSecurity Protocol Accel...