Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Browse Security
AES Encryption Core (100)
Cryptography (185)
Data Integrity - Error Correction (18)
Embedded Security Modules (26)
Hardware Accelerator (42)
MACsec, IPsec (32)
Post-Quantum Solutions (36)
PUF Based (20)
Random Number Generator (RNG) (16)
Root of Trust (18)
Security Platform (38)
Sensors & Monitors (9)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
540 IP
251
3.0
RSA Public Key Exponentiation Accelerator
Rivest-Shamir-Adelman (RSA) is a public-key cryptographic technology that uses the mathematics of so called “finite field exponentiation”. The opera...
252
3.0
Pseudorandom Number Generator (PRNG) - Balanced variant
The PRNG IP core establishes a benchmark for hardware-based security in cryptographic systems by generating high-quality pseudorandom numbers. It deli...
253
3.0
Pseudorandom Number Generator (PRNG) - High-speed variant
The PRNG IP core establishes a benchmark for hardware-based security in cryptographic systems by generating high-quality pseudorandom numbers. It deli...
254
3.0
SSL/TLS Processor IP Core with an AXI Bus Interface
The SSL1 core implements SSL and/or TLS frameworks with a configurable variety of cipher suites. SSL1-AXI has a “lookaside” interface to the rest of...
255
3.0
XTS-AES IEEE P1619 Core Families
XTS2 and XTS3 (formerly known as XEX2 and XEX3) implement the NIST standard AES cipher in the XEX/XTS mode for encryption and decryption. The XTS3 fa...
256
2.0
GCM-AES Authenticated Encryption & Decryption
The AES-GCM128 core from Alma Technologies implements the GCM-AES authenticated encryption and decryption, as specified in the NIST SP800-38D recommen...
257
2.0
AES Encryption & Decryption with Programmable Block-Cipher Mode
The AES-P core from Alma Technologies implements the FIPS-197 Advanced Encryption Standard. It can be programmed to encrypt or decrypt 128-bit blocks ...
258
2.0
AES IP Core
Encryption and Decryption are fed with an input of 128 bits length and an initial key of one of the supported key lengths (128, 192 and 256). The AES...
259
2.0
SHA512 & SHA384 core
The eSi-SHA512 core is an easy to use SHA hash accelerator peripheral for both SHA512 and SHA384. This is a cryptographic hash function designed by t...
260
2.0
PUF-based Secure Crypto Coprocessor
PUFcc is a novel high-security Crypto Coprocessor. Compared to traditional security SoC design (embedded HSM with secure core or discrete crypto compo...
261
1.0
AES Encryption & Decryption with Fixed Block-Cipher Mode
The AES-C core from Alma Technologies implements the FIPS-197 Advanced Encryption Standard. It can be programmed to encrypt or decrypt 128-bit blocks ...
262
1.0
DES/TDES core
The eSi-DES block performs encryption and decryption of 64-bit words using the DES (Data Encryption Standard) and TDEA (Triple DES Encryption Algorith...
263
1.0
SHA256 & SHA224 core
The eSi-SHA256 core is an easy to use SHA hash accelerator peripheral for both SHA256 and SHA224. This is a cryptographic hash function designed by t...
264
1.0
enhanced AES
FIPS-197 Compliant. Encrypt and decrypt modules with 128, 192 and 256 bit keys. Various versions are available, from small area to high performance, u...
265
1.0
Enhanced AES with CCM mode
FIPS-197 Compliant. Encrypt and decrypt modules with 128, 192 and 256 bit keys. Various versions are available, from small area to high performance, u...
266
1.0
Power and area optimised Bitcoin miner engine
The eSi-BTC core is a Bitcoin miner engine that perform double SHA256 Hash. It is design to deliver best in class silicon area and power for the next...
267
1.0
GPON FEC 2.5 Gbps
This high performance core is a full featured Forward Error Correction encoder and decoder, specially designed for high speed optical networks or any ...
268
1.0
nQrux® Confidential Computing Engine (CCE)
nQrux® Confidential Computing Engine (CCE) offers customisable solutions protecting data, code execution, and AI (Artificial Intelligence) models in d...
269
1.0
RSA public key cryptography with APB interface
The standard RSA module is available as an APB peripheral, where it seamlessly integrates with EnSilica's cryptography library. The peripheral can ...
270
1.0
PUF-based Hardware Root of Trust
PUFrt is a Hardware Root of Trust (HRoT) offering the essential features necessary for establishing a trusted foundation from which all security opera...
271
1.0
Cypher Processor IP
Vivante’s CYP800 (CYPher) Processor IP encryption and decryption fabric provides a unified data encryption and decryption infrastructure for the SoC....
272
0.0
1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface
The MACsec-IP-364 is a MACsec/IPsec engine developed specifically for high-speed, multi-rate and multi-port Ethernet devices. Its architecture provide...
273
0.0
G.hn AES-CCM Core
Implementation of the new ITU G.9961 standard for home networking requires the NIST standard AES cipher in CTR and CBC modes (a.k.a. CCM) for encrypti...
274
0.0
400G AES Encryption Core
The 400G AES Encryption Core is a high performance and yet low footprint AES engine for 400G/s application. Typical applications are providing bulk en...
275
0.0
800G Channelized Ethernet MACsec IP
The Rianta Solutions MACsec IP cores are best-in-class, fully-featured 1G to 800G channelized MACsec streaming processor cores supporting both LAN and...
276
0.0
10G/25G/40G/50G AES Encryption Core
The 10G/25G/40G/50G AES Encryption Core is a high performance and yet low footprint AES engine for 10G/s - 50G/s application. Typical applications are...
277
0.0
P1619/802.1ae (MACSec) GCM/XEX/XTS-AES Core
General Description LAN security standard IEEE 802.1ae (MACSec) uses AES cipher in the GCM mode, while the disk/tape encryption standard IEEE P1619 us...
278
0.0
13 Different Cryptographic Hash Functions Core
These are 13 different cryptographic hash function originally submitted to NIST hash function competition which made upto round 2. All of these cores ...
279
0.0
MACsec - Balanced - Security Protocol
MACsec is a point-to-point protocol located on layer two (Data Link) of the OSI model. Xiphera's comprehensive MACsec solution portfolio safeguards th...
280
0.0
MACsec - High-speed - Security Protocol
MACsec is a point-to-point protocol located on layer two (Data Link) of the OSI model. Xiphera's comprehensive MACsec solution portfolio safeguards th...
281
0.0
MACsec software toolkit
INSIDE Secure provides a complete MACsec solution to secure Ethernet through its MACsec software toolkit and family of SafeXcel Hardware IP MACsec Sec...
282
0.0
RADIX-M Emulation Based Security Verification
Radix-M provides SoC system level hardware security verification leveraging commercial emulators for firmware and hardware security validation. By run...
283
0.0
RADIX-S - Simulation Based Security Verification
Radix-S is used during design creation and verification to detect and remediate security issues in IP blocks and subsystems of an SoC. Its advanced i...
284
0.0
Walnut DSA (TM) Fast, Future-Proof Digital Signature Algorithm Designed for Low-Resource Devices
WalnutDSA™ is a fast, small footprint, future-proof, public-key digital signature solution for low-resource devices–running on 8-, 16-, an...
285
0.0
Camellia Crypto Accelerator
The Camellia Engine implements the Camellia crypto algorithm, as specified in “Specification of Camellia” and RFC3713. Designed for fast integration...
286
0.0
HASH Accelerator with SHA-3, SHA-2, SHA-1
The EIP-57 is the IP for accelerating the various secure hash integrity algorithms like MD5 (RFC1231), SHA-1 (FIPS-180-2), SHA-2 (FIPS-180-3/4) and SH...
287
0.0
Fast, Compact, Ultra-Low-Power Cryptographic Tools
Quickly and easily embed our fast, small-footprint, ultra-low-power cryptographic solutions in your IoT devices. Our hardware and software development...
288
0.0
KASUMI Engine
As part of Rambus' award-winning silicon Intellectual Property (IP) product portfolio, the EIP-06 KASUMI Engine implement the Specification of the 3GP...
289
0.0
ECC - high-performance solution for elliptic curve cryptography
Our ECC IP Core represents a cutting-edge solution that brings the power of elliptic curve cryptography to your systems. Designed with versatility and...
290
0.0
ECC Core
Rambus Error Correction Coding (ECC) Core implements the standard Hamming Code based DRAM Single Error Correction (SEC) and Double Error Detection (DE...
291
0.0
ECDSA sign engine
Elliptic curves form the foundation of cutting-edge public-key cryptography, serving as a crucial component for secure digital signatures and robust k...
292
0.0
ECDSA sign engine
When safety & security meet the best size/performance ratio… ECDSA IP Core Elliptic curves form the foundation of cutting-edge public-key cryptogra...
293
0.0
ECDSA signature verification engine
In addition to its support for various elliptic curves, CryptOne’s prowess extends to the widely acclaimed Elliptic Curve Digital Signature Algorithm ...
294
0.0
ECDSA signature verification engine
In addition to its support for various elliptic curves, CryptOne’s prowess extends to the widely acclaimed Elliptic Curve Digital Signature Algorithm ...
295
0.0
MD5 Hashing Core
The es1005 hash fully implements the MD5 (Message Digest Algorithm RFC 1321). The core can be used for data authentication in digital broadband, wire...
296
0.0
MD5 Message-Digest Algorithm
The MD5 core from Alma Technologies is a high-performance implementation of the MD5 Message-Digest algorithm, a one-way hash function, compliant to th...
297
0.0
HDCP 2.0 Encryption Suite
HDCP Suite consists of hardware and software components implementing the HDCP 2.0 protocol. The hardware components are fully synchronous and availabl...
298
0.0
HDCP 2.x Receiver IP
SmartDV’s HDCP (High-bandwidth Digital Content Protection) 2.x Receiver IP is a silicon-proven solution that ensures secure, high-bandwidth transmissi...
299
0.0
HDCP 2.x Transmitter IP
SmartDV’s HDCP 2.x Transmitter IP is a silicon-proven solution built to deliver secure transmission of ultra-high-definition content across HDMI, Disp...
300
0.0
HDCP Encryption-Decryption Engine
The Trilinear Technologies High-bandwidth Digital Content Protection (HDCP) Encryption-Decryption Engine IP core allows system designers to accelerate...
|
Previous
|
6
|
7
|
8
|
...
|
Next
|