Design & Reuse
2807 IP
2451
0.118
Standard Cell (MiniLib) Library IP, UMC 0.11um SP/AE process
UMC 0.11um SP/AL Logic process high density Cell Library....
2452
0.118
Standard Cell (MiniLib) Library IP, UMC 0.11um HS/AE process
UMC 0.11um AL/HS Logic process Mini-Library standard Cell Library....
2453
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um SP/FSG process
UMC 0.11um SP/FSG process mini-lib Core Cell Library....
2454
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um HS/FSG process
UMC 0.11um HS/FSG Logic process high density Core Cell Library....
2455
0.118
Standard Cell (ECO) Library IP, UMC 0.11um HS/FSG process
UMC 0.11um HS/FSG Logic process Metal1 Start ECO Core Cell Library (for FSR0H_M)....
2456
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process
UMC 0.11um LL/FSG Logic process high density Generic Core Cell Library....
2457
0.118
Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um HS/FSG process
UMC 0.11um HS/FSG Logic process Enhanced Mini-Library Standard Cell Library....
2458
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.13um SP/FSG process
UMC 0.13um SP/FSG process high density Core Cell Library....
2459
0.118
Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.13um SP/FSG process
UMC 0.13um SP/FSG process enhanced Mini-Library....
2460
0.118
Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.13um HS/FSG process
UMC 0.13um HS process Generic Core Cell Library (enhanced Mini-Library)....
2461
0.118
Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.13um LL/FSG process
UMC 0.13um LL FSG Logic process Enhanced Mini-Library....
2462
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.153um MS process
UMC 0.153um Mixed-Mode/Logic process Mini-Library....
2463
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.162um G2 process
UMC 0.162um GII Logic process high density Core Cell Library....
2464
0.118
Standard Cell (MiniLib) Library IP, HVT, 8 tracks, UMC 55nm SP process
UMC 55nm SP/HVT Low-K process Mini-Library Generic Core Cell Library....
2465
0.118
Standard Cell (MiniLib) Library IP, RVT, 8 tracks, UMC 55nm SP process
UMC 55nm SP/RVT Low-K Logic process Mini-Library Core Cell Library....
2466
0.118
Standard Cell (MiniLib) Library IP, RVT, 8 tracks, UMC 65nm SP process
UMC 65nm SP/RVT process Core Cell Library mini Library....
2467
0.118
Standard Cell (MiniLib) Library IP, HVT, 8 tracks, UMC 65nm LL process
UMC 65nm LL-HVT Low-K process Mini-Library Generic Core Cell Library....
2468
0.118
Standard Cell (MiniLib) Library IP, RVT, 8 tracks, UMC 65nm LL process
UMC 65nm LL/RVT Low-K process Mini-Library Generic Core Cell Library....
2469
0.118
Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 55nm SP process
UMC 55nm SP/RVT Low-K process high speed Core Cell Library....
2470
0.118
Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 65nm SP process
UMC 65nm SP/HVT Low-K Logic process high speed Cell Library....
2471
0.118
Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 65nm LP process
UMC 65nm LP/RVT Low-K Logic process UHS (Ultra high speed) Cell Library....
2472
0.0
666 Mbps LVDS Transceiver IP
The MXL-TXRX-LVDS is a LVDS transceiver implemented in digital CMOS technology. It supports up to 666 Mbps. It is compatible with IEEE Std 1596, EIA-6...
2473
0.0
MIPI D-PHY/LVDS Combo DSI RX (Receiver) in TSMC 110G
The MXL-DPHY-LVDS-DSI-RX-T-110G is a high-frequency, low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard...
2474
0.0
MIPI D-PHY CSI-2 TX/LVDS TX Combo (Transmitter) in TowerJazz 65BSB
The MXL-LVDS-0p6G-DPHY-1p2G-CSI-2-TX-TW-065BSB is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Allian...
2475
0.0
Four Channel (4CH) LVDS Transmitter (Serializer) in TSMC 40LP
The MXL-LVDS-4CH-TX-T-40LP is a high-performance 4-channel LVDS transmitter implemented using digital CMOS technology. With a maximum transmit clock f...
2476
12.0
65nm OTP Non Volatile Memory for Standard CMOS Logic Process
NSCore's PermSRAM(R) is the only embedded CMOS, one time programmable (OTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to tr...
2477
12.0
65nm FTP Non Volatile Memory for Standard CMOS Logic Process
NSCore's PermSRAM(R) is the only embedded CMOS, one time programmable (OTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to tr...
2478
12.0
180nm OTP Non Volatile Memory for Standard CMOS Logic Process
NSCore's PermSRAM(R) is the only embedded CMOS, one time programmable (OTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to tr...
2479
12.0
180nm FTP Non Volatile Memory for Standard CMOS Logic Process
NSCore's PermSRAM(R) is the only embedded CMOS, one time programmable (OTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to tr...
2480
12.0
90nm OTP Non Volatile Memory for Standard CMOS Logic Process
NSCore's PermSRAM(R) is the only embedded CMOS, one time programmable (OTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to tr...
2481
12.0
90nm FTP Non Volatile Memory for Standard CMOS Logic Process
NSCore's PermSRAM(R) is the only embedded CMOS, one time programmable (OTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to tr...
2482
12.0
130nm OTP Non Volatile Memory for Standard CMOS Logic Process
NSCore's PermSRAM(R) is the only embedded CMOS, one time programmable (OTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to tr...
2483
12.0
130nm FTP Non Volatile Memory for Standard CMOS Logic Process
NSCore's PermSRAM(R) is the only embedded CMOS, one time programmable (OTP), non-volatile RAM IP of its kind, utilizing the 'hot carrier effect' to tr...
2484
1.0
1.6 Gbps DDR Programmable LVDS Transmitter/Receiver
090TSMC_LVDS_02 consists of transmitter (LVDSOUT), receiver (LVDSIN) and a bias. The LVDS transmitter consists of a current source (nominal 3.5mA) tha...
2485
0.0
512-bit EEPROM (NTLab)
The block is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 512 bits (16(bit per word) x 2(word per page) x 16...
2486
0.0
512-bit EEPROM with configuration 16p1w32bit
The block is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 512 bits (32(bit per word) x 1(word per page) x 16...
2487
1.0
3.6Kbit EEPROM IP with configuration 28p8w16bit
GF130_EEPROM_01 is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 3.6Kbit, which is organized as 28 pages of 8...
2488
1.0
36Kbyte EEPROM IP with configuration 288p32w32bit
The block is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 36Kbyte (32(bit per word) x 32(words per page) x 2...
2489
1.0
1Kbyte EEPROM IP with configuration 64p8w16bit
The block is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 1 Kbyte (16(bit per word) x 8(words per page) x 64...
2490
2.0
028TSMC_LVDS_01 - Up to 3.125 Gbps LVDS IPs library
028TSMC_LVDS_01 is a library including: • Transmitter LVDS drivers (LVDS_TX_V(H)) up to 2Gbps; • Receiver LVDS drivers (LVDS_RX_V(H)) up to 2Gbps; ...
2491
1.0
1KByte EEPROM IP with configuration 66p16w8bit
130GF_EEPROM_04 is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 1056 Byte (8(bit per word) x 16(words per pa...
2492
0.0
1Kbyte EEPROM with configuration 64p8w16bit
180SMIC_EEPROM_08 is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 1 Kbyte (16(bit per word) x 8(words per p...
2493
0.0
040TSMC_LVDS_01 - Up to 1.25 Gbps LVDS IPs library
040TSMC_LVDS_01 is a library including: • Transmitter LVDS driver (LVDS_TX); • Receiver LVDS driver (LVDS_RX); • Reference current/voltage source (...
2494
0.0
Up to 400 Mbps DDR LVDS receiver
130GF_LVDS_01 is a LVDS receiver with data rate up to 400 Mbps (DDR mode). The LVDS receiver converts input LVDS signal to differential CMOS 1.5V stan...
2495
1.0
36Kbyte EEPROM IP with configuration 288p32w32bit and oscillator
130GF_EEPROM_07 is a nonvolatile electrically erasable programmable read-only memory with volume 36Kbyte (32(bit per word) x 32(words per page) x 288(...
2496
2.0
High-Speed LVDS (SERDES) Transceiver
High-speed LVDS (SERDES) transceiver with up to 8 serial data lanes, generic data width and integrated asynchronous FIFO. Ideal for standard LVDS link...
2497
1.0
SMIC 0.18um High Density Standard Cell Library
...
2498
1.0
SMIC 0.18um IO Library
...
2499
1.0
SMIC 0.18um Single-Port/Two-Port Register File Compiler
...
2500
1.0
SMIC 0.18um ROM Compiler
...