Design & Reuse
1881 IP
1351
6.0
USB 2.0 Device Controller (IF Certified)
...
1352
10.0
AHB Quad SPI Controller with Execute in Place
The Quad Serial Peripheral Interface (OSPI) core is a serial data link (SPI) master which controls an external serial FLASH device. Reading and wri...
1353
6.0
USB 1.1 Open Host Controller
...
1354
6.0
USB 2.0 Host Controller (EHCI)
...
1355
5.0
USB 2.0 Hub Controller
...
1356
6.0
USB 1.1 Hub Controller
...
1357
6.0
Embedded Host Controller 1. 1
...
1358
6.0
Embedded Host Controller 2.0
...
1359
6.0
USB2.0 On-The-Go
VinChip’s USB 2.0 High Speed OTG controller is designed for flexibility and ease of use and facilitates implementation of a wide variety of applicatio...
1360
6.0
AHB To PCI Wrapper
VinChip’s AHB to PCI wrapper can be used to verify AHB (AMBA) based systems on a PCI environment for ease of debugging the target hardware and it can ...
1361
3.0
USB 3.0 Device
...
1362
4.0
USB 3.0 Hub
...
1363
0.0
AHB Single Channel DMA Controller
The DMA is a configurable single channel direct memory access controller. The DMA IP Core is a Verilog HDL design that can be used in ASIC, Structured...
1364
15.0
High Performance Second Generation Extended MIPI CSI2 Receiver
Latest and forthcoming CMOS image sensors surpass 10M pixels, and output video at 30 and even 60 fps. This development requires high bandwidth betwee...
1365
15.0
Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock
Latest and forthcoming CMOS image sensors surpass 10M pixels, and output video at 30 and even 60 fps. This development requires high bandwidth betwee...
1366
40.0
PCIe Gen6 Controller
Our latest PCIe gen 6 controller IP, which is "NoC aware", provides a high-speed interface for efficient data transfer and system communication, suppo...
1367
40.0
DP/eDP1.4b RX PHY
Silicon Library's eDP/DP1.4b RX PHY IP supports 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps, depending on the technology node. This silicon proven IP is a...
1368
15.0
DP/eDP1.4b RX Controller
Silicon Library’seDP/DP1.4b RX Controller works with PHY IPs by Silicon Library or customers' PHYs....
1369
40.0
DP/eDP1.4b TX PHY
Silicon Library's eDP/DP1.4b TX PHY IP supports 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps, depending on the technology node. This silicon proven IP is a...
1370
15.0
DP/eDP1.4b TX Controller
Silicon Library’seDP/DP1.4b TX Controller works with PHY IPs by Silicon Library or customers' PHYs....
1371
20.0
MIPI D-PHY TX
Silicon Library's MIPI DPHY 1.2 Tx PHY IP supports data rates up to 1.5Gbps and 2.5Gbps per lane (in HS), depending on the technology node. This sili...
1372
20.0
MIPI D-PHY RX
Silicon Library's MIPI DPHY 1.2 Rx PHY IP supports data rates up to 1.5Gbps. This IP includes two PLLs. This silicon proven IP is available in variou...
1373
20.0
HDMI1.4 RX PHY
Silicon Library's HDMI 1.4b RX IP supports up to 3Gbps. This silicon proven IP is available in various fabs/nodes including TSMC55/65, GF55/65 and UM...
1374
10.0
USB 3.0 PHY in GF (65nm, 55nm, 40nm, 28nm)
The Synopsys USB-C™ 3.0 and USB 3.0 femtoPHY IP provide designers with a complete physical (PHY) layer IP solution for low-power mobile and consumer a...
1375
0.0
AMBA AHB 4 Channel DMA Controller
The DMA is a multiple-channel direct memory access controller. The DMA IP Core is a Verilog HDL design that can be used in ASIC, Structured ASIC and F...
1376
10.0
HDMI1.4 RX LINK
Silicon Library's HDMI1.4b RX Link IP is the best choice for our PHY IPs. Customer's function can be included on request....
1377
20.0
HDMI2.0 RX PHY
Silicon Library's HDMI 2.0 RX IP supports up to 6Gbps. This silicon proven IP is available in TSMC12/40. Please also refer to our LINK IP....
1378
10.0
HDMI2.0 RX LINK
Silicon Library's HDMI2.0 RX Link IP is the best choice for our PHY IPs. Customer's function can be included on request....
1379
20.0
HDMI1.4 TX PHY
Silicon Library's HDMI 1.4b TX PHY IP supports up to 3Gbps. This silicon proven IP is available in various fabs/nodes including TSMC40/55/65/85/90/11...
1380
10.0
HDMI1.4 TX LINK
Silicon Library's HDMI1.4b TX Link IP is the best choice for our PHY IPs. Customer's function can be included on request....
1381
20.0
HDMI2.0 TX PHY
Silicon Library's HDMI 2.0 TX PHY IP supports up to 6Gbps. This silicon proven IP is available in TSMC12. Please also refer to our LINK IP....
1382
10.0
HDMI2.0 TX LINK
Silicon Library's HDMI2.0 TX Link IP is the best choice for our PHY IPs. Customer's function can be included on request....
1383
0.0
AHB to APB Bus Bridge
The AHB to APB Bridge translates an AHB bus transaction (read or write) to an APB bus transaction. This is accomplished via two small state machines ...
1384
0.0
AHB External Bus Interface
The AHB External Bus Interface (EBI) allows a CPU or AHB Master (such as a DMA core) to transmit and receive data to an external device such as an ext...
1385
25.0
I3C V1.1 Advanced Controller
I3C is a new a standard from the MIPI Alliance that unifies and extends the legacy interfaces of I2C and SPI and adds new powerful features to sup...
1386
0.0
AHB Triple DES with DMA
The AHB DES/TDES Encryption/Decryption Engine is a configurable core that interfaces to an AHB microprocessor bus. The Controller encrypts or decrypt...
1387
25.0
I3C V1.1 Autonomous Target
The I3C Autonomous Target is intended for simple, data acquisition types of applications where a microprocessor is not needed to process the data....
1388
25.0
I3C V1.1 Advanced Target
The I3C Advanced Target is a highly configurable I3C Target that can be used in microcontroller based environments to provide I3C connectivity to ...
1389
25.0
I3C Lite Advanced Controller
The I3C Advanced Controller Lite is a highly configurable I3C controller that can be used in microcontroller-based environments to provide I3C con...
1390
25.0
I3C Lite Advanced Target
The I3C Advanced Target Lite is a highly configurable I3C Target that can be used in microcontroller based environments to provide I3C connectivit...
1391
3.0
MIPI SPMI Slave IP
MIPI SPMI Slave interface provides full support for the two-wire MIPI SPMI synchronous serial interface, compatible with SPMI specification. Through i...
1392
3.0
MIPI RFFE Master IP
MIPI RFFE Master interface provides full support for the two-wire MIPI RFFE synchronous serial interface, compatible with RFFE specification. Through ...
1393
18.0
on-chip ESD protection
Analog I/OS and power line ESD solutions All voltage domains (0.75V to 5V) Additional voltage (e.g. 12V in 28nm proven)...
1394
23.0
High voltage tolerant I/O
Overvoltage tolerant or undervoltage tolerant I/O circuits...
1395
16.0
3.3V general purpose I/O for 28nm CMOS
The 3.3V capable GPIO is an IP macro for on-chip integration. It is a 3.3V general purpose I/O built with a stack of 1.8V thick oxide MOS devices. It ...
1396
0.0
Small area rail clamp for FinFET
Power clamp ESD solutions Rail clamp ESD protection 0.75V domain Small area...
1397
0.0
SPI Slave to AXI Bridge
The AHB Lite to AXI Bridge translates an AHB Lite bus transaction (read or write) to an AXI bus transaction. It is expected that the AXI clock and th...
1398
18.0
1.8V general purpose I/O for 4nm FinFET
The Sofics 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. I...
1399
12.0
USB 2.0 Device Transceiver PHY
...
1400
16.0
USB2.0 Host Transceiver PHY
USB 2.0 HOST Transceiver is a fully integrated PHY Core which is a super-set of HOST PHY with High Speed (HS), Full-Speed (FS) and Low-Speed Transceiv...