Digital Core Design IP Cores

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for Digital Core Design IP Core products
Contact information for Digital Core Design IP Core suppliers

Please log in here to your account.

New user ? Signup here.

1101

3.0

SSL/TLS Processor IP Core with an AXI Bus Interface

The SSL1 core implements SSL and/or TLS frameworks with a configurable variety of cipher suites. SSL1-AXI has a “lookaside” interface to the rest of...

1102

3.0

XTS-AES IEEE P1619 Core Families

XTS2 and XTS3 (formerly known as XEX2 and XEX3) implement the NIST standard AES cipher in the XEX/XTS mode for encryption and decryption. The XTS3 fa...

1103

2.2581

12-bit DAC Core Up to 200MSPS Conversion Rate

The HSTX01 is a high speed one channel 12-Bit digital-to-analog converter with output buffer. The DAC Core sample rate can be up to 200MSPS....

1104

2.0

SHA512 & SHA384 core

The eSi-SHA512 core is an easy to use SHA hash accelerator peripheral for both SHA512 and SHA384. This is a cryptographic hash function designed by t...

1105

2.0

NMEA Time of Day (ToD) Slave core

NetTimeLogic’s NMEATime Of Day (ToD) Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to a Time...

1106

2.0

FortifyIQ AES-SX-GCM-XTS Secure Core: High-Performance AES Encryption Core with GCM/XTS Support and Advanced SCA/FI Protection

FortifyIQ’s High-Performance AES Encryption Core is a fast, encryption-only hardware accelerator built for systems that demand secure and authenticate...

1107

2.0

FortifyIQ AES-SX-full Secure Core: High-Performance AES Encryption/Decryption Core with Advanced SCA/FI Protection

FortifyIQ’s High-Performance AES IP core delivers fast, secure AES-128/256 encryption and decryption for systems requiring high throughput and certifi...

1108

2.0

FortifyIQ AES-SX-ULP-full Secure Core: Ultra-Low-Power AES Core with Proven SCA Protection for Constrained Devices (SCA/DPA/FIA resistant)

FortifyIQ’s Ultra-Low-Power AES IP core is a compact encryption engine optimized for deeply embedded and battery-powered systems where minimizing ener...

1109

2.0

FortifyIQ AES-SX-ULP-full Secure Core: High-Performance, Ultra Low-Power AES Encryption Core with Full Mode Support and Formally Proven SCA Protection (SCA/DPA/FIA resistant)

FortifyIQ’s High-Throughput, low-power consumption AES IP core delivers AES-128/256 encryption-only with full support for ECB, CBC, CTR, GCM, and XTS ...

1110

2.0

FortifyIQ AES-SX-ULP-full Secure Core: High-Performance/Ultra Low Power AES Encryption Core with Full Mode Support and Formally Proven SCA Protection (SCA/DPA/FIA resistant)

FortifyIQ’s Ultra Low Power, High-Throughput AES IP core delivers AES-128/256 encryption-only with full support for ECB, CBC, CTR, GCM, and XTS modes,...

1111

2.0

FortifyIQ AES-SX-ULP-full Secure Core: Ultra-Low-Power AES Encryption Core with Full Mode Support and Formally Proven SCA Protection (SCA/DPA/FIA resistant)

FortifyIQ’s Low-Energy AES IP core delivers AES-128/256 encryption-only with support for all major modes, including ECB, CBC, CTR, GCM, and XTS, while...

1112

2.0

FortifyIQ Balanced AES Core with Multi-Mode Support and Advanced SCA/FI Protection

FortifyIQ’s Balanced AES IP core is a compact yet capable cryptographic accelerator designed for embedded systems with moderate performance and resour...

1113

2.0

FortifyIQ High-Throughput AES Core with Advanced SCA/FI Protection for Performance-Critical Systems

FortifyIQ’s High-Performance AES IP core is a fast, silicon-proven cryptographic engine designed for systems with demanding encryption workloads. Buil...

1114

2.0

Graphics Processor Overlay IP Core

The GPU_OVERLAY IP Core (Figure 1) is a highly versatile on-screen display processor that allows high-quality anti-aliased bitmap graphics and text to...

1115

2.0

IRIG-B Slave core

NetTimeLogic’s IRIG Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to an IRIG-B004, B005, B00...

1116

2.0

Pulse Per Second Slave (PPS) core

NetTimeLogic’s PPS Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to a Pulse per Second input...

1117

1.0

16550D High Speed UART IP core - Universal Aysynchronous Receive/Transmit

Arasan 16550D High Speed UART IP core is a 16550-compliant Universal Asynchronous Receiver/Transmitter (UART) with FIFO or expanded FIFO. The UART...

1118

1.0

Radio Clock (DCF77) Master core

NetTimeLogic’s DCF Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize other nodes via DCF signal...

1119

1.0

Radio Clock (DCF77) Slave core

NetTimeLogic’s DCFSlave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to a DCF signal encoded as P...

1120

1.0

Maximum normalised correlation core

The eSi-MNC core provides the control and data plane interfaces to a Maximum Normalised Correlation module. The signal processing in the core consist...

1121

1.0

PCIe 2.0 End Point IP Core - PCIe with FIFO Interface

The Arasan PCI Express End Point is a high-speed, high-performance, and lowpowerIP core that is fully compliant to the PCI Express Specification 1.1 a...

1122

1.0

Real Time Clock (RTC) Master core

NetTimeLogic’s RTC Master Clock is a full hardware (FPGA) only implementation of a synchronization core allowing to read and write a I2C Realtime Cloc...

1123

1.0

DES/TDES core

The eSi-DES block performs encryption and decryption of 64-bit words using the DES (Data Encryption Standard) and TDEA (Triple DES Encryption Algorith...

1124

1.0

AGC Control and data plane core

The eSi-AGC core provides the control and data plane interfaces to an AGC module. The signal processing in the core consists of a sliding energy est...

1125

1.0

SHA256 & SHA224 core

The eSi-SHA256 core is an easy to use SHA hash accelerator peripheral for both SHA256 and SHA224. This is a cryptographic hash function designed by t...

1126

1.0

High Speed SPI AHB IP Core- Serial Peripheral Interface

The Arasan High-Speed SPI - AHB IP Core provides a high-speed data communication channel between the AHB and SPI buses. The SPI - AHB bridge enables a...

1127

1.0

High-Performance, Configurable, 8-bit 8051 Microcontroller Core

This 8051 IP core implements a range of fast, 8-bit, 8051-compatible microcontrollers that execute the MCS®51 instruction set. The R8051XC2 IP core...

1128

1.0

Time aligned Frequency Generator core

The Frequency Generator from NetTimeLogic is a clock aligned frequency generator allowing any frequency to be generated between 1Hz and 10MHz adjustab...

1129

1.0

Time aligned Signal Generator core

The Signal Generator from NetTimeLogic is a clock aligned pulse and pattern (PWM) generator with nanosecond resolution (second and nanosecond format)....

1130

1.0

Time aligned Signal Timestamper core

The Signal Timestamper from NetTimeLogic is a timestamper with nanosecond resolution (second and nanosecond format). It uses NetTimeLogic's Adjustable...

1131

1.0

MIPI RFFE Master Controller IP Core

Mobile radio communication is trending towards complex multi-radio systems comprising of several transceivers. The MIPI RFFE bus is is 2-wire serial i...

1132

1.0

MIPI RFFE Slave Controller IP Core

Mobile radio communication is trending towards complex multi-radio systems comprising of several transceivers. The MIPI RFFE bus is is 2-wire serial i...

1133

1.0

MIPI RFFE Slave Controller IP Core v3.0

Mobile radio communication is trending towards complex multi-radio systems comprising several transceivers. Arasan supports the latest MIPI RFFE stand...

1134

1.0

NMEA Time of Day (ToD) Master core

NetTimeLogic’s Time Of Day (ToD) Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize a Time of Da...

1135

1.0

Core Voltage Regulator

The OT1104 is a CMOS 75mA on-chip core voltage regulator designed for use when a pin for an external decoupling capacitor is not available. A source...

1136

1.0

IRIG-B Master core

NetTimeLogic’s IRIG Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize other nodes via IRIG-B007...

1137

1.0

USB 2.0 Device IP Core

A USB 2.0 Device IP Core that provides high performance small footprint solution for quick and easy implementation of a USB Device interface. The USB...

1138

1.0

USB HSIC PHY - High Speed Inter-Chip IP Core

USB is the ubiquitous peripherals interconnect of choice for large number of computing and consumer applications. Many systems provide a comprehensive...

1139

1.0

Pulse Per Second (PPS) Clock to PPS core

NetTimeLogic’s PPS Clock to PPS core is a full hardware (FPGA) only implementation of a PPS generator out of a clock of configurable frequency, it is ...

1140

1.0

Pulse Per Second Master (PPS) core

NetTimeLogic’s PPS Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize other nodes to a Pulse per...

1141

1.0

Super-Fast 8051 Microcontroller Core with Configurable Features and Peripherals

The S8051XC3 IP core implements a high-performance, low-energy, 8-bit microcontroller that executes the MCS®51 instruction set and includes a configur...

1142

0.118

HJTC 0.11um eFlash Process Generic Core Cell Library (porting from FSR0K_D)

HJTC 0.11um eFlash Process Generic Core Cell Library (porting from FSR0K_D)...

1143

0.118

UMC 0.11um HS/AL Logic Process High Density Version MPCA core cell library with mini programming layer from V1 to M4

UMC 0.11um HS/AL Logic Process High Density Version MPCA core cell library with mini programming layer from V1 to M4...

1144

0.118

UMC 0.11um HS/FSG Logic Process high density MPCA core cell library with minimum Via1 to M4 programming

UMC 0.11um HS/FSG Logic Process high density MPCA core cell library with minimum Via1 to M4 programming...