Global IP Core Sales IP Cores

News
Center arrow_down

IP-SoC Days arrow_down

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for Global IP Core Sales IP Core products
Contact information for Global IP Core Sales IP Core suppliers

Please log in here to your account.

New user ? Signup here.

1951

0.118

Single Port SRAM Compiler IP, UMC 0.11um HS/AE process

UMC 0.11um HS/AE (AL Advanced Enhancement) Logic process 1.41um2 Cell Single Port SRAM compiler....

1952

0.118

Single Port SRAM Compiler IP, UMC 0.11um HS/AE process

UMC 0.11um HS/AE (AL Advanced Enhancement) Logic process Ultra high speed Synchronous Single Port SRAM memory compiler....

1953

0.118

Single Port SRAM Compiler IP, UMC 0.11um HS/AE process

UMC 0.11um HS/AE Logic process synchronous High-density Single Port SRAM memory compiler....

1954

0.118

Single Port SRAM Compiler IP, UMC 0.11um HS/FSG process

UMC 0.11um HS/FSG Logic process, 1.41um2-Bit cell Single Port SRAM memory compiler....

1955

0.118

Single Port SRAM Compiler IP, UMC 0.11um HS/FSG process

UMC 0.11um HS Logic process synchronous, high density Single Port memory compiler....

1956

0.118

Single Port SRAM Compiler IP, UMC 0.11um HV process

UMC 0.11um HV process 1.35um2 Single Port SRAM compiler....

1957

0.118

Single Port SRAM Compiler IP, UMC 0.11um LL process

UMC 0.11um AE/LL eFlash Single Port SRAM....

1958

0.118

Single Port SRAM Compiler IP, UMC 0.11um LL process

UMC 0.11um low leakage process Synchronous high density Single Port SRAM compiler....

1959

0.118

Single Port SRAM Compiler IP, UMC 0.11um LL/AE process

UMC 0.11um LL/AE (AL Advanced Enhancement) Logic process Single Port SRAM compiler with 141-Bit cell....

1960

0.118

Single Port SRAM Compiler IP, UMC 0.11um LL/AE process

UMC 0.11um LL/AE (AL Advanced Enhancement) Logic process synchronous high density Single Port SRAM memory compiler....

1961

0.118

Single Port SRAM Compiler IP, UMC 0.11um SP process

UMC 0.11um eFlash SP process, Single Port SRAM compiler....

1962

0.118

Single Port SRAM Compiler IP, UMC 0.11um SP/AE process

UMC 0.11um SP/AE Logic process Synchronous Single Port SRAM memory compiler with 1.41um2-Bit cell....

1963

0.118

Single Port SRAM Compiler IP, UMC 0.11um SP/AE process

UMC 0.11um SP/AE (AL Advance Enhancement) Logic process synchronous High-density Single Port SRAM memory compiler....

1964

0.118

Single Port SRAM Compiler IP, UMC 0.13um CIS process

UMC 0.13um CMOS Image Sensor process synchronous high density Single Port SRAM memory compiler....

1965

0.118

Single Port SRAM Compiler IP, UMC 0.13um HS/FSG process

UMC 0.13um HS/LL fusion (FSG) process high density synchronous high density Single Port SRAM memory compiler....

1966

0.118

Single Port SRAM Compiler IP, UMC 0.13um HS/FSG process

UMC 0.13um HS/FSG standard process synchronous high density Low Power Single Port SRAM memory compiler....

1967

0.118

Single Port SRAM Compiler IP, UMC 0.13um LL process

UMC 0.13um LL Logic/FSG process high density synchronous high density Single Port SRAM memory compiler....

1968

0.118

Single Port SRAM Compiler IP, UMC 0.13um SP process

UMC 0.13um HS/FSG Logic process synchronousultra high speed Single Port SRAM memory compiler....

1969

0.118

Single Port SRAM Compiler IP, UMC 0.13um SP/FSG process

UMC 0.13um SP/FSG Logic process high density synchronous high density Single Port SRAM memory compiler....

1970

0.118

Single Port SRAM Compiler IP, UMC 0.153um MS process

UMC 0.153um Mixed-Mode/Logic process high density, Low Power mini Single Port SRAM....

1971

0.118

Single Port SRAM Compiler IP, UMC 0.15um SP process

UMC 0.15um SP Logic process synchronousultra high speed Single Port SRAM memory compiler....

1972

0.118

Single Port SRAM Compiler IP, UMC 0.15um SP process

UMC 0.15um SP Logic process synchronous high density Single Port SRAM memory compiler....

1973

0.118

Single Port SRAM Compiler IP, UMC 0.162um G2 process

UMC 0.162um GII Logic process synchronous high density Single Port SRAM memory compiler....

1974

0.118

Single Port SRAM Compiler IP, UMC 0.25um process

UMC 0.25um Logic process synchronous high density Single Port SRAM memory compiler....

1975

0.118

Single Port SRAM Compiler IP, UMC 0.25um process

UMC 0.25um Logic process standard asynchronous low density Low Power Single Port SRAM memory compiler....

1976

0.118

Single Port SRAM Compiler IP, UMC 0.25um process

UMC 0.25um Logic process synchronous low density Low Power Single Port SRAM memory compiler....

1977

0.118

Single Port SRAM Compiler IP, UMC 0.25um process

UMC 0.25um Logic process synchronous high density Single Port SRAM memory compiler....

1978

0.118

Single Port SRAM Compiler IP, UMC 0.25um process

UMC 0.25um Logic process synchronous Single Port Low Power SRAM memory compiler....

1979

0.118

Single Port SRAM Compiler IP, UMC 0.25um Logic process

UMC 0.25um Logic process synchronous high speed Single Port SRAM memory compiler....

1980

0.118

Single Port SRAM Compiler IP, UMC 0.25um SP process

UMC 0.25um Logic process synchronous high speed Single Port SRAM memory compiler....

1981

0.118

Single Port SRAM Compiler IP, UMC 0.35um process

UMC 0.35um Logic process synchronous low density Low Power Single Port SRAM memory compiler....

1982

0.118

Single Port SRAM Compiler IP, UMC 0.35um process

UMC 0.35um Logic process standard asynchronous high density Single Port SRAM memory compiler....

1983

0.118

Single Port SRAM Compiler IP, UMC 0.35um process

UMC 0.35um Logic process synchronous high density Single Port SRAM memory compiler....

1984

0.118

Single Port SRAM Compiler IP, UMC 0.35um process

UMC 0.35um Logic process synchronous high density Single Port SRAM memory compiler....

1985

0.118

Single Port SRAM Compiler IP, UMC 0.35um process

UMC 0.35um Logic process standard asynchronous low density Low Power Single Port SRAM memory compiler....

1986

0.118

Single Port SRAM Compiler IP, UMC 0.35um process

UMC 0.35um Logic process standard asynchronous high density Single Port SRAM memory compiler....

1987

0.118

Single Port SRAM Compiler IP, UMC 0.35um process

UMC 0.35um Logic process standard asynchronous low density Low Power Single Port SRAM memory compiler....

1988

0.118

Single Port SRAM Compiler IP, UMC 0.35um SP process

UMC 0.35um Logic process synchronous high speed Single Port SRAM memory compiler....

1989

0.118

Single Port SRAM Compiler IP, UMC 28nm HLP process

high density Single Port SRAM, UMC 28nm HLP process....

1990

0.118

Single Port SRAM Compiler IP, UMC 28nm HLP process

UMC 28nm HLP process synchronous high density Single Port SRAM memory compiler....

1991

0.118

Single Port SRAM Compiler IP, UMC 28nm HLP process

UMC 28nm HLP Logic process LVT synchronous high density Single Port SRAM memory compiler....

1992

0.118

Single Port SRAM Compiler IP, UMC 28nm HLP process

UMC 28nm HLP process standard LVT synchronous high density Single Port SRAM memory compiler....

1993

0.118

Single Port SRAM Compiler IP, UMC 28nm HLP process

UMC 28nm HLP Logic process LVT synchronous high density Single Port SRAM memory compiler....

1994

0.118

Single Port SRAM Compiler IP, UMC 28nm HLP process

UMC 28nm HLP process LVT synchronous high density Single Port SRAM memory compiler....

1995

0.118

Single Port SRAM Compiler IP, UMC 28nm HLP process

UMC 28nm HLP synchronous high density Single Port SRAM memory compiler....

1996

0.118

Single Port SRAM Compiler IP, UMC 28nm HLP process

UMC 28nm HLP process synchronous high density Single Port SRAM memory compiler....

1997

0.118

Single Port SRAM Compiler IP, UMC 40nm LP process

ULL Single Port SRAM, UMC 40nm LP process....

1998

0.118

Single Port SRAM Compiler IP, UMC 40nm LP process

UMC 40nm LP Logic process Single Port SRAM compiler with LVT peripheral....

1999

0.118

Single Port SRAM Compiler IP, UMC 40nm LP process

UMC 40nm LP/LVT Single Port SRAM compiler with peripheral LVT and Power Gating....

2000

0.118

Single Port SRAM Compiler IP, UMC 40nm LP process

UMC 40nm LP/LVT Single Port SRAM compiler with Power Gating & row redundancy....

arrow_left

|

arrow_left

|

40

|

arrow_right

|

arrow_right