Design & Reuse
5044 IP
201
0.0
DDR5 Memory PHY for TSMC N4P
Provides the industry's highest data rates with low-latency througput while balancing power consumption and minimizing area The latest, the DDR5 PH...
202
0.0
DDR5 Memory PHY for TSMC N5P
Provides the industry's highest data rates with low-latency througput while balancing power consumption and minimizing area The latest, the DDR5 PH...
203
0.0
DDR5/4 Memory PHY for Samsung SF5A Automotive
Provides the industry's highest data rates with low-latency througput while balancing power consumption and minimizing area The latest, the DDR5/4 ...
204
0.0
DDR5/4 Memory PHY for TSMC 16nm
Provides the industry's highest data rates with low-latency througput while balancing power consumption and minimizing area The latest, the DDR5/4 ...
205
0.0
DDR5/4 Memory PHY for TSMC N7
Provides the industry's highest data rates with low-latency througput while balancing power consumption and minimizing area The latest, the DDR5/4 ...
206
0.0
DDR5/4 PHY for Samsung 7LPP
Provides the industry's highest data rates with low-latency througput while balancing power consumption and minimizing area The latest, the DDR5/4 ...
207
0.0
DDR5/4/LPDDR5/4X PHY for TSMC for N5P
Lowest latency and highest data rates for data-intensive applications Developed by experienced teams with industry-leading domain expertise and ext...
208
0.0
Tensilica ConnX 220/230
Ultra-high performance supports rich data types and accelerations for the computation needs in the compute chain of radar, lidar The Cadence Tensilic...
209
0.0
Tensilica ConnX 220/230
Ultra-high performance supports rich data types and accelerations for the computation needs in the compute chain of radar, lidar The Cadence Tensilic...
210
0.0
Tensilica HiFi 5s DSP
Performance leader melding AI/ML, audio/voice, and lightweight vision DSP performance with auto-vectorization for fast time to m Blending a neural ne...
211
0.0
Tensilica MathX 110/130 DSPs
High-performance DSPs designed for floating-point-centric processing with ultra-low energy and small area Cadence® Tensilica® FloatingPoint KP1/KP6 D...
212
0.0
Tensilica MathX 230/240 DSPs
Super-high-performance DSPs specifically optimized for floating-point workload with exceptional PPA Cadence® Tensilica® FloatingPoint KQ7 and KQ8 DSP...
213
0.0
Tensilica NeuroEdge AI Co-Processor
The NeuroEdge AI Co-Processor (AICP) is Cadence s latest addition to the Tensilica family. This innovative processor is specifically designed to work ...
214
0.0
Tensilica Vision 110 DSP
Vision DSP, built using 128-bit SIMD and offering up to 0.45 TOPs of performance for embedded vision and AI The Cadence® Tensilica® Vision P1 DSP is ...
215
0.0
Tensilica Vision 130 DSP
Vision DSP, built using 512-bit SIMD and offering up to 1.08 TOPs of performance for embedded vision and AI The Cadence® Tensilica® Vision P6 DSP, in...
216
0.0
Tensilica Vision 230 DSP
Built on our latest Xtensa NX architecture and offers up to 2.18TOPS of performance...
217
0.0
Tensilica Vision 240 DSP
Built using 1024-bit SIMD and offering up to 3.84TOPS of performance...
218
0.0
Tensilica Vision 331 DSP
512-bit SIMD, a single DSP for vision, radar, lidar, and AI. Offers up to 2.11 TOPS of performance The Cadence® Tensilica® Vision Q7 DSP delivers up ...
219
0.0
Tensilica Vision 341 DSP
Built using 1024-bit SIMD, single DSP for vision, radar, lidar, and AI and offering up to 4.22 TOPS of performance The Cadence® Tensilica® Vision Q8 ...
220
0.0
Neo NPU - Scalable and Power-Efficient Neural Processing Units
Highly scalable performance for classic and generative on-device and edge AI solutions The Cadence Neo NPUs offer energy-efficient hardware-based AI ...
221
0.0
Neuron IP - Advanced IC Design Services
Neuron IP team brings a complete portfolio of expertise in Analog & Mixed Signal Circuit Design, Custom Layout, Architecture & System Design, Digital ...
222
0.0
NeuroWeave SDK - Faster Product Development for the Evolving AI Market
A common AI software solution for faster product development Developing an agile software stack is important for successful artificial intelligence a...
223
0.0
PHY for PCIe 5.0 and CXL for TSMC
Cadence 32G NRZ multi-protocol PHY The Cadence® 32/25Gbps Multi-Link and Multi-Protocol PHY IP for TSMC is a high-performance SerDes operating from 1...
224
0.0
PHY for PCIe 6.0 and CXL for Samsung
Most advanced PHY and Controller for HPC, AI/ML, Data communications, networking, and storage systems The Cadence® PHY IP for PCI Express® (PCIe®) 6....
225
0.0
PHY for PCIe 6.0 and CXL for TSMC N4P/N5P
Most advanced PHY and Controller for HPC, AI/ML, Data communications, networking, and storage systems The Cadence® PHY IP for PCI Express® (PCIe®) 6....
226
0.0
PHY for PCIe 7.0 and CXL for TSMC N3E/N3P
Most advanced PHY and Controller for HPC, AI/ML, Data communications, networking, and storage systems The Cadence® PHY IP for PCI Express® (PCIe®) 7....
227
0.0
High Bandwidth Memory (HBM2E) HBM2E PHY for Global Foundries 12nm
Optimized for the low-latency and high-bandwidth memory applications, the HBM Gen2 PHY delivers maximum performance and flexibility HBM is a high-p...
228
0.0
High Bandwidth Memory (HBM2E) HBM2E PHY for Samsung 11nm
Optimized for high bandwidth and low latency, the HBM2E PHY delivers maximum performance and flexibility in a compact form factor HBM2E is a high-p...
229
0.0
High Bandwidth Memory (HBM2E) HBM2E PHY for TSMC N7
Optimized for the low-latency and high-bandwidth memory applications, the HBM Gen2 PHY delivers maximum performance and flexibility HBM is a high-p...
230
0.0
High Bandwidth Memory (HBM3E) 3 PHY for TSMC N3P
Designed for performance and low latency in AI/ML, HPC, data center and graphics applications The High-Bandwidth Memory generation 3 (HBM3E) PHY is...
231
0.0
High Bandwidth Memory (HBM3E) 3 PHY for TSMC N5P
Designed for performance and low latency in AI/ML, HPC, data center and graphics applications The High-Bandwidth Memory generation 3 (HBM3E) PHY is...
232
0.0
High Bandwidth Memory (HBM3E) 3 PHY for TSMC N7
Designed for performance and low latency in AI/ML, HPC, data center and graphics applications The High-Bandwidth Memory generation 3 (HBM3) PHY is ...
233
0.0
Digital Blocks - SoC Design services
Digital Blocks architects, designs, verifies, and markets semiconductor IP cores to worldwide technology systems companies. We Can Customize Our IP ...
234
0.0
Digital Media Professionals - Design Services
ZIA SAFE Safety Driving Assistance DevelopmentProfessional service, enabling to develop an advanced safe driving support system in a short period of t...
235
0.0
Silicon Storage Technology - Custom Design Services
Silicon Storage Technology, Inc. (SST), is the creator of SuperFlash® , an innovative, highly reliable and versatile type of NOR Flash memory. SST, th...
236
0.0
Simulation VIP for AMBA ACE
Cadence provides a mature and comprehensive Verification IP (VIP) for the ACE specification which is part of the Arm® AMBA® family of protocols. Incor...
237
0.0
Simulation VIP for AMBA AHB
Cadence provides a mature and comprehensive Verification IP (VIP) for the AHB specification which is part of the Arm® AMBA® family of protocols. Incor...
238
0.0
Simulation VIP for AMBA APB
Cadence provides a mature and comprehensive Verification IP (VIP) for the Advanced Peripheral Bus (APB) specification, which is part of the Arm® AMBA®...
239
0.0
Simulation VIP for AMBA ATB
Cadence provides a mature and comprehensive Verification IP (VIP) for the Advanced Trace Bus (ATB) specification which is part of the Arm® AMBA® famil...
240
0.0
Simulation VIP for AMBA ATP
Cadence provides a comprehensive solution to address Arm® AMBA® Adaptive Traffic Profiles (ATP) specification. The ATP functionality is implemented as...
241
0.0
Simulation VIP for AMBA AXI
Cadence provides a mature and comprehensive Verification IP (VIP) for the AXI specification which is part of the Arm® AMBA® family of protocols. Incor...
242
0.0
Simulation VIP for AMBA CHI
Cadence provides a mature and comprehensive Verification IP (VIP) for the Coherent Hub Interface (CHI) specification, which is part of the Arm® AMBA® ...
243
0.0
Simulation VIP for AMBA CXS
Cadence provides a mature and comprehensive Verification IP (VIP) for the CXS specification which is part of the Arm® AMBA® family of protocols. Incor...
244
0.0
Simulation VIP for AMBA DTI
Cadence provides a mature and comprehensive Verification IP (VIP)for theDistributed Translation Interface (DTI) specification, which is part of the Ar...
245
0.0
Simulation VIP for AMBA LPI
Cadence provides a mature and comprehensive Verification IP (VIP) for the LPI specification which is part of the Arm® AMBA® family of protocols. Incor...
246
0.0
Simulation VIP for AMBA LTI
Best-in-class Arm® AMBA® LTI Verification IP (VIP) for your IP, SoC, and system-level design testing. Cadence provides a mature and comprehensive Veri...
247
0.0
Simulation VIP for AMBA Stream
Cadence provides a mature and comprehensive Verification IP (VIP) for the AXI4-Stream specification which is part of the Arm® AMBA® family of protocol...
248
0.0
Simulation VIP for AMBA SWD
The Cadence® Verification IP (VIP) for SWD provides support for the Serial Wire Debug protocol which is part of the Arm® Debug Interface Specification...
249
0.0
Simulation VIP for Bluetooth
Cadence Bluetooth Verification IP (VIP) is a part of the Cadence® wireless Verification IP portfolio. The Bluetooth VIP is compliant with the latest p...
250
0.0
Simulation VIP for CAN
Cadence provides a mature and comprehensive Verification IP (VIP) for the CAN (Controller Area Network) Protocol. The Cadence® Verification IP for CAN...