Perceptia Devices, Inc. IP Cores

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for Perceptia Devices, Inc. IP Core products
Contact information for Perceptia Devices, Inc. IP Core suppliers

Please log in here to your account.

New user ? Signup here.

351

30.0

TSMC CLN7FF 7nm IoT PLL - 30MHz-1000MHz

The IoT PLL is designed for very low power, sipping only 45uW at 30MHz and running from core power. It has a wide frequency range with multiplication ...

352

30.0

TSMC CLN7FF 7nm Multi Phase DLL - 800MHz-4000MHz

The Multi Phase DLL is designed for high-speed interface applications. The DLL generates precise multi-phase clocks directly from the reference clock....

353

30.0

Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)

CoMira’s multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC) is fully configurable and pro...

354

28.0

Display Controller - LCD / OLED Panels (AXI Bus)

The Digital Blocks DB9000AXI LCD / OLED Display Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA AXI Protocol Inter...

355

28.0

Display Controller - LCD / OLED Panels (AXI4 Bus)

The Digital Blocks DB9000AXI4 LCD / OLED Display Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA AXI4 Protocol Int...

356

28.0

Slave side SPI/QPI controller 133MHZ

This SPI/QPI PHY IP is fully compatible with Macronix NOR Flash SPI products. Max frequency hardware proven is 133MHz. Can be used for a variety of m...

357

28.0

LPDDR4x Secondary/Slave (memory side!) PHY

This LPDDR4X PHY is a memory-side interface IP normally found implemented within commodity DRAM products. Green Mountain Semiconductor's LPDDR4X IP pr...

358

28.0

LPDDR4x/5 Secondary/Slave (memory side!) PHY

This LPDDR4/4X/5 PHY is a memory-side interface IP normally found implemented within commodity DRAM products. Green Mountain Semiconductor's LPDDR4X/L...

359

28.0

LPDDR5 Secondary/Slave (memory side!) PHY

This LPDDR5 PHY is a memory-side interface IP normally found implemented within commodity DRAM products. Green Mountain Semiconductor's LPDDR5 IP prov...

360

28.0

LPDDR5X Secondary/Slave (memory side!) PHY

This LPDDR5X PHY is a memory-side interface IP normally found implemented within commodity DRAM products. Green Mountain Semiconductor's LPDDR5X IP pr...

361

25.0

I3C Advanced Controller, V1.1

I3C is a new a standard from the MIPI Alliance that unifies and extends the legacy interfaces of I2C and SPI and adds new powerful features to sup...

362

25.0

I3C Advanced Controller, V1.1 Lite

The I3C Advanced Controller Lite is a highly configurable I3C controller that can be used in microcontroller-based environments to provide I3C con...

363

25.0

I3C Advanced Target, V 1.1 Lite

The I3C Advanced Target Lite is a highly configurable I3C Target that can be used in microcontroller based environments to provide I3C connectivit...

364

25.0

I3C Advanced Target, V1.1

The I3C Advanced Target is a highly configurable I3C Target that can be used in microcontroller based environments to provide I3C connectivity to ...

365

25.0

I3C Autonomous Target, V1.1

The I3C Autonomous Target is intended for simple, data acquisition types of applications where a microprocessor is not needed to process the data....

366

25.0

WAVE-P, Advanced Professional Video, APV New!

Advanced Professional Video (APV) codec is a new codec for prosumers who do not want to compromise on quality while enjoying the convenience of ...

367

25.0

LDO Voltage Regulator 250 mA, TSMC N3P

The LDO IP is a 1.2V low-quiescent-current adjustable output voltage Low-Drop-Out (LDO) Linear Regulator implemented in the TSMC 3nm N3P CMOS process ...

368

25.0

LDO Voltage Regulator Adjustable 0.45 V to 0.9 V Output, 30 mA

The LDO IP is a 1.2V low-quiescent-current adjustable output voltage Low-Drop-Out (LDO) Linear Regulator implemented in the TSMC 3nm N3P CMOS process ...

369

25.0

LINFlexD Controller

The LINFlexD Controller is a serial communication interface designed for Local Interconnect Network (LIN) applications. The LINFlexD manages a high nu...

370

25.0

MIPI C-PHY v1.1

Combination MIPI CPHY-DPHY Analog Interface The MIPI C-PHY V1.0 improves throughput over a bandwidth limited channel, allowing more data without in...

371

25.0

MIPI C-PHY V1.1 TSMC 28nm HPC+

Combination MIPI CPHY-DPHY Analog Interface The MIPI C-PHY V1.1 improves throughput over a bandwidth limited channel, allowing more data without in...

372

25.0

MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+

Combination MIPI CPHY-DPHY Analog Interface The MIPI C-PHY V1.0 improves throughput over a bandwidth limited channel, allowing more data without in...

373

25.0

MIPI D-PHY Tx v1.1 ONLY @1.5ghz Ultra Low Power & Low Area for IoT & Wearables

Arasan 2nd Generation MIPI D-PHY v1.1 IP supporting speeds of up to 1.5 Gbps on TSMC 22nm process technology for SoC designs. Arasan’s D-PHY IP is a...

374

25.0

MIPI D-PHY V1.2@2.5GHz TSMC28nm HPC+

Arasan has the industry’s broadest portfolio of foundry and process technology support for MIPI D-PHY in the industry. The MIPI D-PHY analog IP is ava...

375

25.0

FlexCAN Controller

The FlexCAN controller is a highly configurable, synthesizable core implementing the CAN protocol (ISO 11898-1), CAN with Flexible Data rate (CAN FD),...

376

25.0

FlexRay Controller

The FlexRay Controller fully complies with FlexRay Communication System Protocol Specification, Version 2.1, Revision A. It implements the specificati...

377

25.0

ONFI 5.0 Controller

Arasan Chip System’s NAND flash controller IP provides easy, reliable access to an off-chip NAND flash. It supports all modes of the Open NAND Flash I...

378

25.0

ONFI 5.0 PHY

Open NAND Flash Interface (ONFI) for NAND Flash Memory chips is an open standard. Arasan’s ONFI 5.0 PHY IP is designed to connect seamlessly with thei...

379

25.0

Process Detector (For DVFS and monitoring process variation)

An embedded process detector circuit which helps Integrated Circuit (IC) developers to address the problem of process variability on low-geometry CMOS...

380

25.0

Process Detector (For DVFS and monitoring process variation)

An embedded process detector circuit which helps Integrated Circuit (IC) developers to address the problem of process variability on low-geometry CMOS...

381

25.0

Process Detector (For DVFS and monitoring process variation)

An embedded process detector circuit which helps Integrated Circuit (IC) developers to address the problem of process variability on low-geometry CMOS...

382

25.0

Process Detector (For DVFS and monitoring process variation), TSMC 12FFC

An embedded process detector circuit which helps Integrated Circuit (IC) developers to address the problem of process variability on low-geometry CMOS...

383

25.0

MultiCAN Controller

Since its introduction in the mid-1980s, the Controller Area Network (CAN) has become a standard network protocol for automotive applications. Cars ma...

384

20.0

1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)

Synopsys Inter-Integrated Circuit (I2C) I/O library is used for two wire interfaces to connect low-speed devices like EEPROM, A/D, and D/A converters ...

385

20.0

1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (22nm)

Synopsys Inter-Integrated Circuit (I2C) I/O library is used for two wire interfaces to connect low-speed devices like EEPROM, A/D, and D/A converters ...

386

20.0

1.8V/3.3V I2C in GF (12nm)

Synopsys Inter-Integrated Circuit (I2C) I/O library is used for two wire interfaces to connect low-speed devices like EEPROM, A/D, and D/A converters ...

387

20.0

10 Gigabit Ethernet MAC with IEEE 1588 PTP Support and AVB for Auto

The 10 Gigabit Ethernet Media Access Controller with IEEE 1588 PTP IP core is compliant to the Ethernet/IEEE 802.3-2008 standard and has hardware bas...

388

20.0

13-bit, 80 MSPS Analog-to-Digital Converter (ADC) IP Block TSMC 65nm

The A13B80M is a low-power, high-speed analog to digital converter (ADC) intellectual property (IP) design block. It is a hybrid-SAR ADC, with 13-bit ...

389

20.0

I3C Dual Controller

The Arasan I3C Secondary Controller IP Core implements Active controller functionality as defined by the MIPI Alliance’s I3C Specification and Seconda...

390

20.0

CAT Trip Sensor, TSMC N4P

The Catastrophic Trip Sensor has been specifically designed to protect against thermal runaway and comprises a central hub and a remote thermal sensor...

391

20.0

HBM3 PHY (Hard 1) in TSMC (N7, N6, N5)

The Synopsys HBM3 PHY is a complete physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking ASIC...

392

20.0

HBM3 PHY in TSMC (N5, N6, N7)

The Synopsys HBM3 PHY is a complete physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking ASIC...

393

20.0

PCIe 2.0 PHY in Fujitsu (40nm)