Shanghai StarFive Technology Co.Ltd. IP Cores

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for Shanghai StarFive Technology Co.Ltd. IP Core products
Contact information for Shanghai StarFive Technology Co.Ltd. IP Core suppliers

Please log in here to your account.

New user ? Signup here.

451

1.0

SMIC 0.13um 90% shrunk HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler

VeriSilicon SMIC 0.11um Ultra Low-Leakage Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13u...

452

1.0

SMIC 0.13um 90% shrunk Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler

VeriSilicon SMIC 0.11um High-Speed Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.11um (0.13...

453

1.0

SMIC 0.13um Crystal Oscillator IO

This IP is a crystal oscillator DUP IO pad designed for low-power consumption applications. The pierce oscillator works in parallel mode and supports ...

454

1.0

SMIC 0.13um DLL

The S13V33_DLL_04 generates 4-channel fixed timing delay. The operating voltage ranges from 1.08V ~ 1.32V, and the operating junction temperature from...

455

1.0

SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library

VeriSilicon SMIC 0.13um High-Density Standard Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corpora...

456

1.0

SMIC 0.13um General Process, 1.2V/2.5V Standard I/O Library

VeriSilicon SMIC 0.13um 1.2V/2.5V I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SM...

457

1.0

SMIC 0.13um General Process, 1.2V/3.3V Standard I/O Library

VeriSilicon SMIC 0.13um 1.2V/3.3V I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SM...

458

1.0

SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library

VeriSilicon SMIC 0.13um High-Vt High-Density Standard Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International...

459

1.0

SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM

VeriSilicon SMIC 0.13um High-Speed Synchronous Single-Port/Dual-Port SRAM optimized for Semiconductor Manufacturing International Corporation (SMIC) 0...

460

1.0

SMIC 0.13um High-Speed Synchronous Two-Port Register File

VeriSilicon SMIC 0.13um Synchronous Two-Port Register File optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8...

461

1.0

SMIC 0.13um HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler

VeriSilicon SMIC 0.13um Ultra Low-Leakage Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.11u...

462

1.0

SMIC 0.13um IO Library

SMIC 0.11um process1.2v/3.3v Generic IO library...

463

1.0

SMIC 0.13um IO Library

SMIC 0.13um process 1.2v/3.3v Generic IO library...

464

1.0

SMIC 0.13um LL IO Library

SMIC 0.13um LL process 1.2v/3.3v Generic IO library...

465

1.0

SMIC 0.13um Low Leakage 1.5V 10Bit Dual 10~80MHz Single 20~160MHz ADC

The VeriSilicon S13LLV33_ADC_10 IP is a 1.5V 10Bit pipeline analog to digital converter capable of running at up to 160MHz conversion rate in one chan...

466

1.0

SMIC 0.13um Low Leakage 6 track High Density Multi-Bits Flip-Flop

...

467

1.0

SMIC 0.13um Low Leakage 9 track Standard Cell Library,1.5v operating voltage

SMIC 0.13um 9T RVT High-Density Standard Cell Library...

468

1.0

SMIC 0.13um Low Leakage 9 track Standard Cell Library,1.5v operating voltage

SMIC 0.13um Low Leakage 9 track Standard Cell Library...

469

1.0

SMIC 0.13um Low Leakage APLL

This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO of this PLL can run up to 1000MHz. It contains a 64 ...

470

1.0

SMIC 0.13um LVDS Receiver

The LVDS Receiver IP is designed to support Single Link transmission between Host and Flat Panel Display with up to SXGA+ resolution and Dual Link tra...

471

1.0

SMIC 0.13um LVDS Transmitter

The LVDS transmitter converts 28-bit data into 4-pair LVDS data stream. A phase-locked transmit clock is transmitted in parallel with the data stream ...

472

1.0

SMIC 0.13um MMC

Targeted in SMIC 0.13μm 1.2v/3.3v logic process, this IP integrates five sub-modules: 1.8~3.3v(1.62~3.6V) to 1.2v Regulator, 200MHz Ring Oscillator an...

473

1.0

SMIC 0.13um Power Management Kit,1.2v operating voltage

SMIC 0.13um Power Management Kit Library...

474

1.0

SMIC 0.13um Power Management Kit,1.2v operating voltage

SMIC 0.13um Power Management Kit Library...

475

1.0

SMIC 0.13um Programmable Gain

The S13V33_PGA_01 integrates: one MIC input gain boost amplifier, two 2-channel programmable gain amplifiers, two 3-1 input signal MUXs, and MICBIAS o...

476

1.0

SMIC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler

VeriSilicon SMIC 0.13um High-Speed Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13m Logic...

477

1.0

SMIC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler for Linux

VeriSilicon SMIC 0.13um High-Speed Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13m Logic...

478

1.0

SMIC 0.13um Synchronous Diffusion ROM

VeriSilicon SMIC 0.13um Synchronous programmable diffusion ROM optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic...

479

1.0

SMIC 0.13um USB 1.1 PHY

The USB1.1 PHY is an IP version of USB transceiver designed in standard logic to interface the physical layer of Universal Serial Bus. It receives dat...

480

1.0

SMIC 0.13um USB 1.1 PHY

The USB1.1 PHY is an IP version of USB transceiver designed in standard logic to interface the physical layer of Universal Serial Bus. It receives dat...

481

1.0

SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler

VeriSilicon SMIC 0.13um Low Leakage Process High-Speed Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corporation...

482

1.0

SMIC 0.13μm 1.2v 200MHz Ring Oscillator

The present IP is a Ring Oscillator which is controlled by external bias current from bandgap. Its output frequency is about 200MHz and it can be fair...

483

1.0

SMIC 0.13μm 1.2v 300MHz Ring Oscillator

The present IP is a Ring Oscillator which is controlled by external bias current from bandgap. Its output frequency is about 300MHz and it can be fair...

484

1.0

SMIC 0.13μm 1.62~3.3v->1.2v 150mA Power Regulator

Targeted in SMIC 0.13μm 1.2v/3.3v logic process, current design of Power Regulator is to provide 1.2v power supply which is regulated from the single ...

485

1.0

SMIC 0.13μm 1.62~3.3v->1.2v 230mA Power Regulator

Targeted in SMIC 0.13μm 1.2v/3.3v logic process, current design of Power Regulator is to provide 1.2v power supply which is regulated from the single ...

486

1.0

SMIC 0.13μm 1.62~3.3v->1.2v Power Regulator

Targeted in SMIC 0.13μm 1.2v/3.3v logic process, current design of Power Regulator is to provide 1.2v power supply which is regulated from the single ...

487

1.0

SMIC 0.13μm 1.62~3.3v->1.2v Power Regulator

Targeted in SMIC 0.13μm 1.2v/3.3v logic process, current design of Power Regulator is to provide 1.2v power supply which is regulated from the single ...

488

1.0

SMIC 0.13μm 1.65~3.3v->1.8v Power Regulator

Targeted in SMIC 0.13μm 1.2v/3.3v logic process, current design of Power Regulator is to provide 1.8v power supply which is regulated from the single ...

489

1.0

SMIC 0.13μm 3.3V Switchable Power Control Block

The present IP schemes a Voltage Detector (VDT) circuit. With the on-chip Bandgap reference, it detects the input voltage, i.e., VIN. It will output “...

490

1.0

SMIC 0.13μm 5V-3.3V 350mA Synchronous Buck DC-DC

The IP is a high efficiency, low ripple, current mode buck switching regulator with internal synchronous MOS switches, eliminating the need for extern...

491

1.0

SMIC 0.13μm 5v-3.3v Power Regulator

This IP is a Low-Dropout (LDO) 5V to 3.3V power regulator in SMIC 0.13μm 3.3V/1.2V Logic process. When it works in regulation region, the max rated ou...

492

1.0

SMIC 0.13μm 5v-3.3v Power Regulator

This IP is a Low-Dropout (LDO) 5V to 3.3V power regulator in SMIC 0.13μm 3.3V/1.2V Logic process. When it works in regulation region, the max rated ou...

493

1.0

SMIC 0.15um 9 track Standard Cell Library,1.5v operating voltage

SMIC 0.15um 9T High-Density Standard Cell Library...

494

1.0

SMIC 0.15um High Density Standard Cell Library

...

495

1.0

SMIC 0.15um IO Library

SMIC 0.15um process 1.5v/3.3v Generic IO library...