Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Flexible Low-Power AI/ML Accelerator for Time Series Signals

FETA is a standalone, low-power hardware accelerator developed by CSEM for executing AI/ML workloads—especially Recurrent Neural Networks (RNNs)—on ti...