Design & Reuse

Power on Reset IP, Input: 1.1V, UMC 40nm LP process

Vrr=0.8V, Vfr=0.65V, input VCC=1.1V, 1.1V Power On Reset, UMC 40nm LP/RVT Low-K Logic process....