Design & Reuse

PLL IP, Input: 20MHz - 24MHz, Output: 20MHz - 100MHz, UMC 0.5um process

Input 20M-24MHz, output 20M-100MHz, frequency synthesizable PLL, 0.5um Logic process....