Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Fractional-N PLL for Performance Computing in TMSC 16FFC

Perceptia’s DeepSub™ pPLL03F is an all digital PLL featuring low-jitter and compact area suitable for clocking applications with critical timing requi...