Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks

High bandwidth PLL with accurately spaced 16-phase output clocks. Low Power/ Low Area hard macro with industry leading jitter performance for its po...